Computer Systems: A Programmer's Perspective (3rd Edition)
3rd Edition
ISBN: 9780134092669
Author: Bryant, Randal E. Bryant, David R. O'Hallaron, David R., Randal E.; O'Hallaron, Bryant/O'hallaron
Publisher: PEARSON
expand_more
expand_more
format_list_bulleted
Question
Chapter 4.5, Problem 4.34PP
Program Plan Intro
Processing stages:
- The processing of an instruction has number of operations.
- The operations are organized into particular sequence of stages.
- It attempts to follow a uniform sequence for all instructions.
- The description of stages are shown below:
- Fetch:
- It uses program counter “PC” as memory address to read instruction bytes from memory.
- The 4-bit portions “icode” and “ifun” of specifier byte is extracted from instruction.
- It fetches “valC” that denotes an 8-byte constant.
- It computes “valP” that denotes value of “PC” plus length of fetched instruction.
- Decode:
- The register file is been read with two operands.
- It gives values “valA” and “valB” for operands.
- It reads registers with instruction fields “rA” and “rB”.
- Execute:
- In this stage the ALU either performs required operation or increments and decrements stack pointer.
- The resulting value is termed as “valE”.
- The condition codes are evaluated and destination register is updated based on condition.
- It determines whether branch should be taken or not in a jump instruction.
- Memory:
- The data is been written to memory or read from memory in this stage.
- The value that is read is determined as “valM”.
- Write back:
- The results are been written to register file.
- It can write up to two results.
- PC update:
- The program counter “PC” denotes memory address to read bytes of instruction from memory.
- It is used to set next instruction’s address.
- Fetch:
Combinational circuits and HCL expressions:
- The computational blocks are been constructed by accumulating several logic gates into network.
- The restrictions are been shown below:
- Each of input for logic gate should be connected to any one shown below:
- One of system inputs, that is recognized as primary inputs.
- Output connection for some element in memory.
- Output of some logic gate.
- Outputs obtained from more than two logic gates could not be linked together.
- The wire would be driven to different voltages.
- It can cause malfunction in circuit.
- The network should not have cycles.
- The loops in circuit can cause ambiguity in function
computed by network.
- The loops in circuit can cause ambiguity in function
- Each of input for logic gate should be connected to any one shown below:
- The “HCL” denotes a hardware control language that is used for describing control logic of different processor designs.
Expert Solution & Answer
Want to see the full answer?
Check out a sample textbook solutionStudents have asked these similar questions
Problem
1.10: Simplify
F(A, B,C, D) = ACD+
A'B + D'
Problem 4.1
A single-phase_full-wave uncontrolled bridge rectifier is supplying a highly
inductive load (L/R ratio is very large), the load current is assumed to be smooth
and ripple -free. If the supply voltage is 220V, 50HZ, and the inductor load
resistance R-22 2, Calculate:
(a)The average output voltage Vae and current I-
(b) The rms value of the output voltage Vorms and current Iprmsr,
(c) The rms value of the diode current Ipm, and the PRV of each diode.
compare your
(c) If numbers are to be stored using 24-bit register in floating point format where 5 bits are
allocated for the exponent in excess 2"-1 – 1 format, show how –55.828125 would be
stored.
Chapter 4 Solutions
Computer Systems: A Programmer's Perspective (3rd Edition)
Ch. 4.1 - Prob. 4.1PPCh. 4.1 - Prob. 4.2PPCh. 4.1 - Prob. 4.3PPCh. 4.1 - Prob. 4.4PPCh. 4.1 - Prob. 4.5PPCh. 4.1 - Prob. 4.6PPCh. 4.1 - Prob. 4.7PPCh. 4.1 - Prob. 4.8PPCh. 4.2 - Practice Problem 4.9 (solution page 484) Write an...Ch. 4.2 - Prob. 4.10PP
Ch. 4.2 - Prob. 4.11PPCh. 4.2 - Prob. 4.12PPCh. 4.3 - Prob. 4.13PPCh. 4.3 - Prob. 4.14PPCh. 4.3 - Prob. 4.15PPCh. 4.3 - Prob. 4.16PPCh. 4.3 - Prob. 4.17PPCh. 4.3 - Prob. 4.18PPCh. 4.3 - Prob. 4.19PPCh. 4.3 - Prob. 4.20PPCh. 4.3 - Prob. 4.21PPCh. 4.3 - Prob. 4.22PPCh. 4.3 - Prob. 4.23PPCh. 4.3 - Prob. 4.24PPCh. 4.3 - Prob. 4.25PPCh. 4.3 - Prob. 4.26PPCh. 4.3 - Prob. 4.27PPCh. 4.4 - Prob. 4.28PPCh. 4.4 - Prob. 4.29PPCh. 4.5 - Prob. 4.30PPCh. 4.5 - Prob. 4.31PPCh. 4.5 - Prob. 4.32PPCh. 4.5 - Prob. 4.33PPCh. 4.5 - Prob. 4.34PPCh. 4.5 - Prob. 4.35PPCh. 4.5 - Prob. 4.36PPCh. 4.5 - Prob. 4.37PPCh. 4.5 - Prob. 4.38PPCh. 4.5 - Prob. 4.39PPCh. 4.5 - Prob. 4.40PPCh. 4.5 - Prob. 4.41PPCh. 4.5 - Prob. 4.42PPCh. 4.5 - Prob. 4.43PPCh. 4.5 - Prob. 4.44PPCh. 4 - Prob. 4.45HWCh. 4 - Prob. 4.46HWCh. 4 - Prob. 4.47HWCh. 4 - Prob. 4.48HWCh. 4 - Modify the code you wrote for Problem 4.47 to...Ch. 4 - In Section 3.6.8, we saw that a common way to...Ch. 4 - Prob. 4.51HWCh. 4 - The file seq-full.hcl contains the HCL description...Ch. 4 - Prob. 4.53HWCh. 4 - The file pie=full. hcl contains a copy of the PIPE...Ch. 4 - Prob. 4.55HWCh. 4 - Prob. 4.56HWCh. 4 - Prob. 4.57HWCh. 4 - Our pipelined design is a bit unrealistic in that...Ch. 4 - Prob. 4.59HW
Knowledge Booster
Similar questions
- Problem_#9] Perform the addition in 2's complement form. (a) 33 and 15 (b) 56 and -27 (c) -46 and 25 (d) -110 and-84 |arrow_forward8(s+1)(s+2) Exercise 3: A transfer function is given as T(s) = (s+10) (s+3)(s+4)' a. Use MATLAB function zpk() to define the transfer function. b. Use MATLAB command zplane() to obtain the zero-pole plot of the T (s). c. Use MATLAB to plot the step and ramp response of the system. d. Think about a way to plot the ramp response of the system by still using the MATLAB function step().arrow_forwardProblem_#09] Determine the value of the IEEE single precision floating-point number. (a) 1 10000001 01001001110001000000000 (b) 0 11001100 10000111110100100000000 Problem_#10] Perform the addition in 2's complement form. (a) 33 and 15 (b) 56 and -27 (c) -46 and 25 (d) -110 and -84arrow_forward
- PROBLEM # 3:21 I Given the Boolean function F(XYZ) = XY'Z + X'Y'Z + XYZ List the truth table. Write the function in SOP summation notation. • Draw the logic diagram of the original function using 2-input gates List the truth table of the simplified function • Draw the logic diagram of the simplified function (using 2-input gates) • Draw the logic diagram of the simplified function using only 2- input NAND gatesarrow_forwardQ.6 (a) Convert the following general expressions to standard SOP form: ABC + (A + B)(B + C + AB) (b) Convert the standard SOP expression obtained in part (a) to standard POS form.arrow_forwardNovember 17, 2022 (15 pts) 3. C D- A combinational logic function F (A,B,C,D) is implemented by a 2-to-4 line active high decoder (C is MSB), a 4X1 multiplexer (A is MSB) and logic gates as shown below. Find the function F realized by this circuit, and express it in minimal sum-of-products form. Decoder CDDo CDD₁ cDD₂ CDD3 MUX OAB 1AB 2AB 3AB TI A B F (CD) (CD) CDV/C+0 Darrow_forward
- Problem 5: 2-bit Comparator. i) ii) Provide the truth table of a 2-bit comparator and then design a lookup table for this comparator with an 8 x 1 ROM and show the corresponding circuit designed to access each one of the ROM entries of this comparator.arrow_forward1) a) 1) (ABF,2DE) 16–(....)10 b) simplify the expression F-wy+ wz + xy+ xz, 2) 3) c) write the following chart in its simplest form. F=1 C. 4) perform the ex-NOR gate using NAND gates. a yazın ASUSarrow_forward• 0 1:17 X Q2: Do as required: A. Design a shift register that displays the input data on its output after 40 us. You can use one shift register that is shown in Fig. 1 and any extra logic components when necessary. Assume the clock frequency is 400 kHz. Input Data 127 Output Data SRG 8 Clock Fig. 1: Logic circuit for serial-in / serial-out shift register B. Based on your design in Point A, find the clock frequency that is required to delay the input data for 100 µs. √x Q Do = ||| Oarrow_forward
- Problem 1. Design a 4x1 multiplexer using VHDL. Then design a 16x1 multiplexer: show the schematicand write the VHDL code for it (use that of the 4x1 multiplexer and the “generate” statement).Hint: Consider to use the “for … generate …” statementarrow_forwardProblem 2 (30 points) Use a for loop to determine the sum of the first 10 terms in the series 5k³, k = 1,2,3,..., 10.arrow_forwardPROBLEM 21 - 0534: current as a function of Write a BASIC program to express time for the circuit below. Assume that the switch is closed at time t = 0 and that the resistance R %3D is given as a function of current by Let E = 100 volts; L = 2 henries; a = R = a + bi? . 50 ohms, b = 25 ohms/amp2 Use the 4th order Runge-Kutta method. R.arrow_forward
arrow_back_ios
SEE MORE QUESTIONS
arrow_forward_ios
Recommended textbooks for you
- Database System ConceptsComputer ScienceISBN:9780078022159Author:Abraham Silberschatz Professor, Henry F. Korth, S. SudarshanPublisher:McGraw-Hill EducationStarting Out with Python (4th Edition)Computer ScienceISBN:9780134444321Author:Tony GaddisPublisher:PEARSONDigital Fundamentals (11th Edition)Computer ScienceISBN:9780132737968Author:Thomas L. FloydPublisher:PEARSON
- C How to Program (8th Edition)Computer ScienceISBN:9780133976892Author:Paul J. Deitel, Harvey DeitelPublisher:PEARSONDatabase Systems: Design, Implementation, & Manag...Computer ScienceISBN:9781337627900Author:Carlos Coronel, Steven MorrisPublisher:Cengage LearningProgrammable Logic ControllersComputer ScienceISBN:9780073373843Author:Frank D. PetruzellaPublisher:McGraw-Hill Education
Database System Concepts
Computer Science
ISBN:9780078022159
Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:McGraw-Hill Education
Starting Out with Python (4th Edition)
Computer Science
ISBN:9780134444321
Author:Tony Gaddis
Publisher:PEARSON
Digital Fundamentals (11th Edition)
Computer Science
ISBN:9780132737968
Author:Thomas L. Floyd
Publisher:PEARSON
C How to Program (8th Edition)
Computer Science
ISBN:9780133976892
Author:Paul J. Deitel, Harvey Deitel
Publisher:PEARSON
Database Systems: Design, Implementation, & Manag...
Computer Science
ISBN:9781337627900
Author:Carlos Coronel, Steven Morris
Publisher:Cengage Learning
Programmable Logic Controllers
Computer Science
ISBN:9780073373843
Author:Frank D. Petruzella
Publisher:McGraw-Hill Education