Computer Systems: A Programmer's Perspective (3rd Edition)
3rd Edition
ISBN: 9780134092669
Author: Bryant, Randal E. Bryant, David R. O'Hallaron, David R., Randal E.; O'Hallaron, Bryant/O'hallaron
Publisher: PEARSON
expand_more
expand_more
format_list_bulleted
Question
Chapter 4, Problem 4.51HW
Program Plan Intro
Processing stages:
- The processing of an instruction has number of operations.
- The operations are organized into particular sequence of stages.
- It attempts to follow a uniform sequence for all instructions.
- The description of stages are shown below:
- Fetch:
- It uses program counter “PC” as memory address to read instruction bytes from memory.
- The 4-bit portions “icode” and “ifun” of specifier byte is extracted from instruction.
- It fetches “valC” that denotes an 8-byte constant.
- It computes “valP” that denotes value of “PC” plus length of fetched instruction.
- Decode:
- The register file is been read with two operands.
- It gives values “valA” and “valB” for operands.
- It reads registers with instruction fields “rA” and “rB”.
- Execute:
- In this stage the ALU either performs required operation or increments and decrements stack pointer.
- The resulting value is termed as “valE”.
- The condition codes are evaluated and destination register is updated based on condition.
- It determines whether branch should be taken or not in a jump instruction.
- Memory:
- The data is been written to memory or read from memory in this stage.
- The value that is read is determined as “valM”.
- Write back:
- The results are been written to register file.
- It can write up to two results.
- PC update:
- The program counter “PC” denotes memory address to read bytes of instruction from memory.
- It is used to set next instruction’s address.
- Fetch:
Expert Solution & Answer
Want to see the full answer?
Check out a sample textbook solutionStudents have asked these similar questions
Computer Science
Consider the following comparison instruction:TST R0, R1, ASR #1 ; R0 = 0x12345678 and R1 = 0xDB97530F(i) Appraise the value of the condition flags (N, Z, C, V) after the execution of the instruction. Use the values of R0 and R1 provided in the instruction comment.(ii) The conditional branches are BHS, BLO, BLT and BPL. From the condition flag bits appraised in Question 2(b)(i), determine which of the above conditional branches will be executed.
Given the data path of the LC-3, give a complete description of the STR instruction, as outlined in the following questions
STR R5, R4, #-28
1.) assemble the instruction to its binary representation, and give your answer in hexadecimal.
2.)Give the RT (Register Transfer) description of the instruction.
3.) List, in the correct sequence, every control signal set by the FSM to implement this instruction.
In SIC/XE specification of instructions set, the location of the address of operand is given by the addressing modes of the instruction. Given the format 3 Instruction format below, extensively deduce all the possibleaddressing modes
Chapter 4 Solutions
Computer Systems: A Programmer's Perspective (3rd Edition)
Ch. 4.1 - Prob. 4.1PPCh. 4.1 - Prob. 4.2PPCh. 4.1 - Prob. 4.3PPCh. 4.1 - Prob. 4.4PPCh. 4.1 - Prob. 4.5PPCh. 4.1 - Prob. 4.6PPCh. 4.1 - Prob. 4.7PPCh. 4.1 - Prob. 4.8PPCh. 4.2 - Practice Problem 4.9 (solution page 484) Write an...Ch. 4.2 - Prob. 4.10PP
Ch. 4.2 - Prob. 4.11PPCh. 4.2 - Prob. 4.12PPCh. 4.3 - Prob. 4.13PPCh. 4.3 - Prob. 4.14PPCh. 4.3 - Prob. 4.15PPCh. 4.3 - Prob. 4.16PPCh. 4.3 - Prob. 4.17PPCh. 4.3 - Prob. 4.18PPCh. 4.3 - Prob. 4.19PPCh. 4.3 - Prob. 4.20PPCh. 4.3 - Prob. 4.21PPCh. 4.3 - Prob. 4.22PPCh. 4.3 - Prob. 4.23PPCh. 4.3 - Prob. 4.24PPCh. 4.3 - Prob. 4.25PPCh. 4.3 - Prob. 4.26PPCh. 4.3 - Prob. 4.27PPCh. 4.4 - Prob. 4.28PPCh. 4.4 - Prob. 4.29PPCh. 4.5 - Prob. 4.30PPCh. 4.5 - Prob. 4.31PPCh. 4.5 - Prob. 4.32PPCh. 4.5 - Prob. 4.33PPCh. 4.5 - Prob. 4.34PPCh. 4.5 - Prob. 4.35PPCh. 4.5 - Prob. 4.36PPCh. 4.5 - Prob. 4.37PPCh. 4.5 - Prob. 4.38PPCh. 4.5 - Prob. 4.39PPCh. 4.5 - Prob. 4.40PPCh. 4.5 - Prob. 4.41PPCh. 4.5 - Prob. 4.42PPCh. 4.5 - Prob. 4.43PPCh. 4.5 - Prob. 4.44PPCh. 4 - Prob. 4.45HWCh. 4 - Prob. 4.46HWCh. 4 - Prob. 4.47HWCh. 4 - Prob. 4.48HWCh. 4 - Modify the code you wrote for Problem 4.47 to...Ch. 4 - In Section 3.6.8, we saw that a common way to...Ch. 4 - Prob. 4.51HWCh. 4 - The file seq-full.hcl contains the HCL description...Ch. 4 - Prob. 4.53HWCh. 4 - The file pie=full. hcl contains a copy of the PIPE...Ch. 4 - Prob. 4.55HWCh. 4 - Prob. 4.56HWCh. 4 - Prob. 4.57HWCh. 4 - Our pipelined design is a bit unrealistic in that...Ch. 4 - Prob. 4.59HW
Knowledge Booster
Similar questions
- Please explain the difference between Register Direct Addressing and Register Indirect Addressing with proper examples. Please find the Machine code for the instruction: Mov 101A[BP+DI] , DL . Consider the Opcode fora Mov operation to be 10 00 10arrow_forwardExplain what happens when the instruction mov ax,[bx] is executed.arrow_forwardThis question assumes the machine architecture at the right. Note the stack pointer register, SP, is not part of the register file. SEL is a multiplexor used to select one of the inputs to the ALU. Assume memory addresses require only one memory cycle to fetch or store (unlike the 68000). MAR Register File (RO-RI5) MDR Show the machine code control IR constants sequence of an instruction that will set a block of from 1 to 127 memory locations to zero. The size of the block is in RO and the address of the block is in R1. Assume the instruction fetch sequence is the same as in Question 4 and start with the next step. R0 and R1 can change in the execution of the sequence. SEL PC SP ALU TEMP Statusarrow_forward
- solve using assembly language x86 processors and compatibles Write a program that prompts the user for the radius of a circle. Calculate and display the circle'sarea. Use the ReadFloat and WriteFloat procedures from the Irvine32 library. Use the FLDPIinstruction to load pi (7) onto the register stack. Also, draw out the floating point stack after eachfloat instruction used.arrow_forwardRecall the format of an R-Type MIPS instruction, shown below. opcode rs (6) function (6) (5) rt (5) rd (5) (5) Also, recall the opcode for all R-Type instructions is 000000. With this information, what is the maximum number of unique R-Type functions that MIPS could possibly define? (Fill in the blank with your answer base-10, i.e. decimal.)arrow_forwardThe following code is to be scheduled and executed on a two-slot VLIW machine with the goal of achieving a minimum number of cycles. A bundle in this architecture has two instructions. The first of these instructions can be only an ALU or branch instruction, whereas the second one can be only a load or store instruction. You are allowed to reorder independent instructions and change the offset of addressing (if needed). You are not allowed to combine instructions. loop: Iw r2, 0(r1) Iw r4, 4(r1) add r2, r2, r8 add r4, r4, r8 sw r2, 4(r1) sw r4, 0(r1) sub r1, r1, -4 bne r1, $zero, loop Show the instruction bundles issued by the VLIW machine for the above code. Please write one instruction bundle per line.arrow_forward
- (A) Find the phicycal address if (BP) = 0100H , (SI) = 0200H , (SS) = 2000H and a displacement of 10H, of the instruction MOV AL , [BP+SI+10H]. Which the name of Addressing Modes? (B) Find the result of the following: 1111 - 1111H+ 110010111011Barrow_forwardComputer Science write ALP, assume Ds= 2400h show the content of register as each the following instruction execute LES DI,[bx][si]arrow_forward4. A PC-relative mode branch instruction is 4 bytes long. The address of the instruction is 0x00000123 in hex form. Determine the branch target address in decimal form if the signed displacement in the instruction is 0xFFFFFFAB in hex form. Note: PC always has the address of the next instruction.arrow_forward
- In PUSH instruction, after each execution of the instruction, the stack pointer is incremented by 1 O decremented by 1 O incremented by 2 O decremented by 2 O The instruction, MOV AX, [250OH] is an example of immediate addressing mode direct addressing mode indirect addressing mode register addressing modearrow_forwardQuestion 3 Execute the following instruction by the following SS and show the execution of A- Inorder Issue & In Order Completion B- Inorder Issue & Out of Order Completion Div / ADD / Sw Mul F0 , F2 , F4 Add F9 , F10 , FO Div F9, F23 , F25 Sub F19 , F15 , F9 Div F44 , F25 , F90 Sw F0 , 5(R1) Sub F13, F15 , F16 ai a2 a3 f1 di Other f2 d2 S2 elarrow_forward4. Which segment will be accessed for the instruction MOV [BX],AH.arrow_forward
arrow_back_ios
SEE MORE QUESTIONS
arrow_forward_ios
Recommended textbooks for you
- Database System ConceptsComputer ScienceISBN:9780078022159Author:Abraham Silberschatz Professor, Henry F. Korth, S. SudarshanPublisher:McGraw-Hill EducationStarting Out with Python (4th Edition)Computer ScienceISBN:9780134444321Author:Tony GaddisPublisher:PEARSONDigital Fundamentals (11th Edition)Computer ScienceISBN:9780132737968Author:Thomas L. FloydPublisher:PEARSON
- C How to Program (8th Edition)Computer ScienceISBN:9780133976892Author:Paul J. Deitel, Harvey DeitelPublisher:PEARSONDatabase Systems: Design, Implementation, & Manag...Computer ScienceISBN:9781337627900Author:Carlos Coronel, Steven MorrisPublisher:Cengage LearningProgrammable Logic ControllersComputer ScienceISBN:9780073373843Author:Frank D. PetruzellaPublisher:McGraw-Hill Education
Database System Concepts
Computer Science
ISBN:9780078022159
Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:McGraw-Hill Education
Starting Out with Python (4th Edition)
Computer Science
ISBN:9780134444321
Author:Tony Gaddis
Publisher:PEARSON
Digital Fundamentals (11th Edition)
Computer Science
ISBN:9780132737968
Author:Thomas L. Floyd
Publisher:PEARSON
C How to Program (8th Edition)
Computer Science
ISBN:9780133976892
Author:Paul J. Deitel, Harvey Deitel
Publisher:PEARSON
Database Systems: Design, Implementation, & Manag...
Computer Science
ISBN:9781337627900
Author:Carlos Coronel, Steven Morris
Publisher:Cengage Learning
Programmable Logic Controllers
Computer Science
ISBN:9780073373843
Author:Frank D. Petruzella
Publisher:McGraw-Hill Education