Processing stages: The processing of an instruction has number of operations. The operations are organized into particular sequence of stages. It attempts to follow a uniform sequence for all instructions. The description of stages are shown below: Fetch: It uses program counter “PC” as memory address to read instruction bytes from memory. The 4-bit portions “icode” and “ifun” of specifier byte is extracted from instruction. It fetches “valC” that denotes an 8-byte constant. It computes “valP” that denotes value of “PC” plus length of fetched instruction. Decode: The register file is been read with two operands. It gives values “valA” and “valB” for operands. It reads registers with instruction fields “rA” and “rB”. Execute: In this stage the ALU either performs required operation or increments and decrements stack pointer. The resulting value is termed as “valE”. The condition codes are evaluated and destination register is updated based on condition. It determines whether branch should be taken or not in a jump instruction. Memory: The data is been written to memory or read from memory in this stage. The value that is read is determined as “valM”. Write back: The results are been written to register file. It can write up to two results. PC update: The program counter “PC” denotes memory address to read bytes of instruction from memory. It is used to set next instruction’s address. Combinational circuits and HCL expressions: The computational blocks are been constructed by accumulating several logic gates into network. The restrictions are been shown below: Each of input for logic gate should be connected to any one shown below: One of system inputs, that is recognized as primary inputs. Output connection for some element in memory. Output of some logic gate. Outputs obtained from more than two logic gates could not be linked together. The wire would be driven to different voltages. It can cause malfunction in circuit. The network should not have cycles. The loops in circuit can cause ambiguity in function computed by network. The “HCL” denotes a hardware control language that is used for describing control logic of different processor designs.

Question

Want to see the full answer?

Answer 1

Question

Chapter 4, Problem 4.53HW

Program Plan Intro

Processing stages:

The processing of an instruction has number of operations.

The operations are organized into particular sequence of stages.

It attempts to follow a uniform sequence for all instructions.

The description of stages are shown below:

Fetch:

It uses program counter “PC” as memory address to read instruction bytes from memory.

The 4-bit portions “icode” and “ifun” of specifier byte is extracted from instruction.

It fetches “valC” that denotes an 8-byte constant.

It computes “valP” that denotes value of “PC” plus length of fetched instruction.

Decode:

The register file is been read with two operands.

It gives values “valA” and “valB” for operands.

It reads registers with instruction fields “rA” and “rB”.

Execute:

In this stage the ALU either performs required operation or increments and decrements stack pointer.

The resulting value is termed as “valE”.

The condition codes are evaluated and destination register is updated based on condition.

It determines whether branch should be taken or not in a jump instruction.

Memory:

The data is been written to memory or read from memory in this stage.

The value that is read is determined as “valM”.

Write back:

The results are been written to register file.

It can write up to two results.

PC update:

The program counter “PC” denotes memory address to read bytes of instruction from memory.

It is used to set next instruction’s address.

Combinational circuits and HCL expressions:

The computational blocks are been constructed by accumulating several logic gates into network.

The restrictions are been shown below:

Each of input for logic gate should be connected to any one shown below:

One of system inputs, that is recognized as primary inputs.

Output connection for some element in memory.

Output of some logic gate.

Outputs obtained from more than two logic gates could not be linked together.

The wire would be driven to different voltages.

It can cause malfunction in circuit.

The network should not have cycles.

The loops in circuit can cause ambiguity in function computed by network.

The “HCL” denotes a hardware control language that is used for describing control logic of different processor designs.

Expert Solution & Answer

Want to see the full answer?

Check out a sample textbook solution

See solution

Students have asked these similar questions

To describe an FSM in VHDL, the states must be enumerated and two processes or more must be involved inside the architecture. The most common behavioral statement used for an FSM to represent the states are the ‘if-elsif-else’ statements inside a ‘Case statement’ (sequential statements in a sequential statement). The assignment enumeration process for the states into binary values can basically be seen as the following example: Type states is std_logic_vector(1 downto 0); Constant red : states := “00”; Constant yellow : states := “01”; Constant green : states := “10”; Signal present_state, next_state : states;

Consider a RISC-V assembly function func1. func1 has three passing arguments stored in registers a0, a1 and a2, uses temporary registers t0-t3 and saved registers s4–s10. func1 needs to call func2 and other functions may call func1 func2 has two passing arguments stored in registers a0 and a1, respectively. In func1, after the program returns to func1 from func2, the code needs the original values stored in registers t1 and a0 before it calls func2. How many words are the stack frames of function func1? Indicate which registers are stored on the stack of func1? pseudo-instructions are not allowed except “j target_label” and “jr ra”.

Translate the following user-level instruction to a microprogram so it can be directly executed by the vertical architecture (VA) attached. 1.b Also show the opcode and register representation in hexadecimal for each finding VA instruction. B := D – BAND(C+D) if B < 0 GOTO 70;