Computer Science: An Overview (12th Edition)
12th Edition
ISBN: 9780133760064
Author: Glenn Brookshear, Dennis Brylow
Publisher: PEARSON
expand_more
expand_more
format_list_bulleted
Concept explainers
Question
Chapter 2, Problem 5CRP
Program Plan Intro
In a computer processor, program counter is used as a register with the location of the instructions. The program counter increases by 1 value, whenever each instruction gets fetched.
Instruction Register:
The machine cycle is defined as, when first instruction is fetched into instruction register, it is decoded by the CPU and then it is executed. Instruction register holds the data or address which is being decoded and executed.
Expert Solution & Answer
Want to see the full answer?
Check out a sample textbook solution
Students have asked these similar questions
What is the effective address that is targeted by the store instruction whose code word in binary is:101011 01000 10001 1111 1111 1111 1000Assume [$t0]=0x400C
Q: Compute the physical address for the specified operand in each of the following instructions.
The register contents and variable are as follows: (CS)=0A00H, (DS)=0B00H, (SS)=0D00H,
(SI)=OFFOH, (DI)=00BOH, (BP)=00EAH and (IP)=00O0H, LIST=00FOH, AX=4020H, BX=2500H.
1) Destination operand of the instruction
MOV LIST [BP+DI] , AX
2) Source operand of the instruction
MOV CL, [BX+200H]
3) Destination operand of the instruction
MOV [DI+6400H] , DX
4) Source operand of the instruction
MOV AL, [BP+SI-400H]
5) Destination operand of the instruction
MOV [DI+SP] , AX
6) Source operand of the instruction
MOV CL, [SP+200H]
7) Destination operand of the instruction
MOV [BX+DI+6400H] , CX
8) Source operand of the instruction
MOV AL , [BP- 0200H]
9) Destination operand of the instruction
MOV [SI] , AX
10)
Destination operand of the instruction
MOV [BX][DI]+0400H,AL
11)
Source operand of the instruction
MOV AX, [BP+200H]
12)
Source operand of the instruction
MOV AL, [SI-0100H]
13)
Destination operand…
Q: Compute the physical address for the specified operand in each of the following instructions.
The register contents and variable are as follows: (CS)=D0A00H, (DS)=OBOOH, (SS)=0DO0H,
(SI)=OFFOH, (DI)=00BOH, (BP)=00EAH and (IP)=0000H, LIST=D00FOH, AX=4020H, BX=2500H.
1) Destination operand of the instruction
MOV LIST (BP+DI], AX
2) Source operand of the instruction
MOV CL, [BX+200H]
3) Destination operand of the instruction
MOV [DI+6400H] , DX
4) Source operand of the instruction
MOV AL, [BP+SI-400H]
5) Destination operand of the instruction
MOV (DI+SP] , AX
Source operand of the instruction
MOV CL, [SP+200H]
7) Destination operand of the instruction
MOV [BX+DI+640O0H], CX
8) Source operand of the instruction
MOV AL , [BP- 0200H]
9) Destination operand of the instruction
MOV [SI] , AX
10)
Destination operand of the instruction
MOV [BX][DI]+0400H,AL
11)
Source operand of the instruction
MOV AX, [BP+200H]
12)
Source operand of the instruction
MOV AL, [SI-0100H]
13)
Destination operand…
Chapter 2 Solutions
Computer Science: An Overview (12th Edition)
Ch. 2.1 - What sequence of events do you think would be...Ch. 2.1 - What information must the CPU supply to the main...Ch. 2.1 - Prob. 3QECh. 2.2 - Prob. 1QECh. 2.2 - In the text, JUMP instructions were expressed by...Ch. 2.2 - Is the instruction If 0 equals 0, then jump to...Ch. 2.2 - Write the example program in Figure 2.7 in actual...Ch. 2.2 - The following are instructions written in Vole...Ch. 2.2 - What is the difference between the instructions...Ch. 2.2 - Here are some instructions in English. Translate...
Ch. 2.3 - Prob. 1QECh. 2.3 - Suppose the Vole memory cells at addresses 0xB0 to...Ch. 2.3 - Suppose the Vole memory cells at addresses 0xA4 to...Ch. 2.3 - Suppose the Vole memory cells at addresses 0xF0 to...Ch. 2.4 - Prob. 1QECh. 2.4 - Prob. 2QECh. 2.4 - Prob. 3QECh. 2.4 - a. Suppose you XOR the first 2 bits of a string of...Ch. 2.4 - Prob. 5QECh. 2.4 - Prob. 6QECh. 2.4 - Prob. 7QECh. 2.4 - Prob. 8QECh. 2.4 - Prob. 9QECh. 2.4 - Prob. 10QECh. 2.4 - Using Vole machine language (Appendix C), write a...Ch. 2.4 - Prob. 12QECh. 2.5 - Prob. 1QECh. 2.5 - Prob. 2QECh. 2.5 - Prob. 3QECh. 2.6 - The hypotenuse example script truncates the sides...Ch. 2.6 - Prob. 2QECh. 2.6 - The Python built-in function str () will convert a...Ch. 2.6 - Use the Python built-in bin () to write a script...Ch. 2.6 - Prob. 6QECh. 2.7 - Referring back to Questions 3 of Section 2.3, if...Ch. 2.7 - Prob. 2QECh. 2.7 - Suppose there were two central processing units...Ch. 2 - a. In what way are general-purpose registers and...Ch. 2 - Answer the following questions in Vole machine...Ch. 2 - Prob. 3CRPCh. 2 - What is the value of the program counter in the...Ch. 2 - Prob. 5CRPCh. 2 - Prob. 6CRPCh. 2 - Prob. 7CRPCh. 2 - Suppose a machine language is designed with an...Ch. 2 - Translate the following instructions from English...Ch. 2 - Rewrite the program in Figure 2.7 assuming that...Ch. 2 - 11. Classify each of the following instructions...Ch. 2 - Prob. 12CRPCh. 2 - Prob. 13CRPCh. 2 - Suppose the memory cells at addresses 0x00 through...Ch. 2 - Suppose the memory cells at addresses 0x00 through...Ch. 2 - Suppose the memory cells at addresses 0x00 through...Ch. 2 - Suppose the memory cells at addresses 0x00 through...Ch. 2 - Prob. 18CRPCh. 2 - If the Vole executes an instruction every...Ch. 2 - Prob. 20CRPCh. 2 - Prob. 21CRPCh. 2 - Prob. 22CRPCh. 2 - Prob. 23CRPCh. 2 - Write a program in Vole to compute the sum of...Ch. 2 - Prob. 26CRPCh. 2 - Prob. 27CRPCh. 2 - Suppose the following program, written in Vole, is...Ch. 2 - Summarize the steps involved when the Vole...Ch. 2 - Summarize the steps involved when the Vole...Ch. 2 - Summarize the steps involved when the Vole...Ch. 2 - Suppose the registers 0x4 and 0x5 in the Vole...Ch. 2 - Prob. 33CRPCh. 2 - Prob. 34CRPCh. 2 - Prob. 35CRPCh. 2 - Prob. 36CRPCh. 2 - Prob. 37CRPCh. 2 - Prob. 38CRPCh. 2 - Prob. 39CRPCh. 2 - Prob. 40CRPCh. 2 - Prob. 41CRPCh. 2 - Prob. 42CRPCh. 2 - a. What single instruction in the Vole machine...Ch. 2 - Write a Vole program that reverses the contents of...Ch. 2 - Write a Vole program that subtracts the value...Ch. 2 - Prob. 46CRPCh. 2 - Suppose a person is typing forty words per minute...Ch. 2 - Prob. 48CRPCh. 2 - Suppose the Vole communicates with a printer using...Ch. 2 - Write a Vole program that places 0s in all the...Ch. 2 - Prob. 51CRPCh. 2 - Prob. 52CRPCh. 2 - Suppose you are given 32 processors, each capable...Ch. 2 - Prob. 54CRPCh. 2 - Prob. 55CRPCh. 2 - Describe how the average of a collection of...Ch. 2 - Write and test a Python script that reads in a...Ch. 2 - Write and test a Python script that reads in a...Ch. 2 - Prob. 59CRPCh. 2 - Suppose a computer manufacturer develops a new...Ch. 2 - Prob. 2SICh. 2 - Prob. 3SICh. 2 - Prob. 4SICh. 2 - Suppose a manufacturer produces a computer chip...Ch. 2 - Prob. 6SICh. 2 - Prob. 7SICh. 2 - Prob. 8SI
Knowledge Booster
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.Similar questions
- A(n) ________________ instruction always alters the instruction execution sequence. A(n) ______________ instruction alters the instruction execution sequence only if a specified Condition is true.arrow_forwardThe time it takes to perform the fetch instruction and decode instruction steps is called the execution time. True or false?arrow_forwardThe contents of a memory location are copied to a register while performing a(n) __________________ operation.arrow_forward
- Given the following memory addresses and opcodes to be executed, if the current value of the Instruction Register (IR) is EBOA, what is the value of the Instruction Pointer Register (RIP) after the instruction in IR is executed? 00000000 EBOA 00000002 B805000000 00000007 BF01000000 0000000C BAODO00000 00000002 00000007 0000000A 0000000Carrow_forwardSuppose that the following instructions are found at the given locations in memory: 20 LDA 50 21 BRP 22 22 STO 51 50 100 51 100 Choose the contents of the registers: PC, MAR, MDR, IR, A at the end of fetch-execute cycle for instruction 22: PC MAR MDR IR Aarrow_forward(d) The table below shows the ALUcontrol signal of the datapath we discussed in class. Instruction Funct ALU Орсode ALUop ALU action operation field control Iw 00 load word XXXXXX add 0010 Sw 00 store word XXXXXX add 0010 beq 01 branch equal subtract 0110 XXXXXX R-type 10 add 100000 add 0010 R-type 10 subtract 100010 subtract 0110 R-type 10 AND 100100 AND 0000 R-type 10 OR 100101 OR 0001 R-type 10 set on less than 101010 set on less than 0111 You want to add the bne instruction into the datapath, which already includes the required hardware for the instruction. Write out the ALUop for bne and how you can determine whether the bne results in the branch to be taken.arrow_forward
- SP=1239H, SS=9876H, the physical address is AAAFOH Non of them 1BC06H 0AAAFH 99999H if BX=1000, DS=0400, and AL=EDH, for the following instruction: MOV [BX] + 1234H, AL. the physical address is 6324H O 4244H 4234H 6234H 6243H Oarrow_forward0001 = Load AC from memory 0010 = Store AC to memory 0101 = Add to AC from memory 0011 = Load AC (the accumulator register) from an I/O device 0111 = Store AC to an I/O device With these instructions, a particular I/O device is identified by replacing the 12-bit address portion with a 12-bit device number. Remember that a number ending with a small ‘h’ means the number is a hexadecimal number. What is the hexadecimal string that expresses the following instructions? Load AC from memory location 62h. Add the contents of memory location 451h to AC. Store AC to memory location 8h. Store AC to I/O device number 8h.arrow_forwardQ: Compute the physical address for the specified operand in each of the following instructions. The register contents and variable are as follows: (CS)=0A00H, (DS)=0BO0H, (SS)=OD00H, (S)-OFFOH, (DI)-вон, (ВР)-00EАН and (IP)-0000H, LIST-0OFOH, АХ-4020H, Вх-2500H. 1) Destination operand of the instruction MOV LIST (BP+DI] , AX 2) Source operand of the instruction MOV CL, [BX+200H] 3) Destination operand of the instruction MOV [DI+6400H], Dх 4) Source operand of the instruction MOV AL, (BP+SI-400H] 5) Destination operand of the instruction MOV (DI+SP] , AX 6) Source operand of the instruction MOV CL, [SP+20OH] 7) Destination operand of the instruction MOV [BX+DI+6400H] , CX 8) Source operand of the instruction MOV AL, [BP- 0200H] 9) Destination operand of the instruction MOV [SI) , AX 10) Destination operand of the instruction MOV (BX][DI]+0400H,AL 11) Source operand of the instruction MOV AX, [ВP+20он] 12) Source operand of the instruction MOV AL, (SI-0100H] 13) Destination operand of…arrow_forward
- Q: Compute the physical address for the specified operand in each of the following instructions. The register contents and variable are as follows: (CS)=0A00H, (DS)=0BOOH, (SS)=0D00H, (SI)=OFFOH, (DI)=00BOH, (BP)=00EAH and (IP)=0000H, LIST=00F0H, AX=4020H, BX=2500H. 1) Destination operand of the instruction MOV LIST [BP+DI] , AX 2) Source operand of the instruction MOV CL,[BX+200H] 3) Destination operand of the instruction MOV [DI+6400H] , DX 4) Source operand of the instruction MOV AL, [BP+SI-400H] 5) Destination operand of the instruction MOV [DI+SP] , AX 6) Source operand of the instruction MOV CL, [SP+200H] 7) Destination operand of the instruction MOV [BX+DI+6400H] , CX 8) Source operand of the instruction MOV AL , [BP- 0200H] 9) Destination operand of the instruction MOV [SI] , AX 10) Destination operand of the instruction MOV [BX][DI]+0400H,AL 11) Source operand of the instruction MOV AX, [BP+200H] 12) Source operand of the instruction MOV AL, [SI-O100H] 13) Destination operand…arrow_forwardThe memory unit of a computer has 256K words of 32 bits each. The computer has an instruction format with 4 fields: an opcode field; a mode field to specify 1 of 7 addressing modes; a register address field to specify one of 60 registers; and a memory address field. Assume an instruction is 32 bits long. Answer the following:a. How large must the mode field be?b. How large must the register field be?c. How large must the address field be?d. How large is the opcode field?arrow_forwardPCSrc ID/EX EX/MEM Control IF/ID Add Branch MEM/WB Add Shift left 2 RegWrite Instruction Memory Read Address Read Addr 1 Register Read Read Addr Data 1 File Write Addr Data Memory MemtoReg ALUSrc Address Read Data ALU Read Data 2 Write Data Write Data ALU cntrl MemRead Sign Extend 16 32 ALUOP RegDst Figure 3: For EACH of the following registers, indicate how many bits are in the reg- ister, and what control signals are are in the register. he control signals in the diagram are: regWrite, regDest, aluOP, ALUsrc, Branch, MemRead, MemWrite, MemToReg. Register Number of bits Control Signals PC 32 None IF/ID 64* None ID/EX EX/MEM МЕM/WBarrow_forward
arrow_back_ios
SEE MORE QUESTIONS
arrow_forward_ios
Recommended textbooks for you
Systems ArchitectureComputer ScienceISBN:9781305080195Author:Stephen D. BurdPublisher:Cengage Learning
Principles of Information Systems (MindTap Course...Computer ScienceISBN:9781285867168Author:Ralph Stair, George ReynoldsPublisher:Cengage Learning
Systems Architecture
Computer Science
ISBN:9781305080195
Author:Stephen D. Burd
Publisher:Cengage Learning
Principles of Information Systems (MindTap Course...
Computer Science
ISBN:9781285867168
Author:Ralph Stair, George Reynolds
Publisher:Cengage Learning