How many address lines are required by a microprocessor to address 256KB of memory locations? If we use memory chips of the size 2048X8, how many address lines are required for selecting the chip and how many are required for uniquely identifying the location within the chip? If the clock frequency of microprocessor is 5MHz, how much time is required to execute an instruction of 10 T states?

How many address lines are required by a microprocessor to address 256KB of memory locations? If we use memory chips of the size 2048X8, how many address lines are required for selecting the chip and how many are required for uniquely identifying the location within the chip? If the clock frequency of microprocessor is 5MHz, how much time is required to execute an instruction of 10 T states?

Electric Motor Control

10th Edition

ISBN:9781133702818

Author:Herman

Publisher:Herman

Chapter22: Sequence Control

Section: Chapter Questions

Problem 6SQ: Draw a symbol for a solid-state logic element AND.

See similar textbooks

Similar questions

2. A microprocessor has a memory space of 4 MB. Each memory address occupies one byte. a) What is the address bus size (number of bits needed for addressing) of this microprocessor? b) What is the range (lowest to highest, in hexadecimal) of the memory space for this microprocessor? c) Complete the memory map by the address ranges (lowest to highest, in hexadecimal) 8 bits for each memory chip. 0x 0x 0x 0x 0x 0x 0x 0x Address 0 1MB 1MB 1MB 1MB
4) Design and draw these memory units with their control circuits. Explain operations. a) A single EPROM 2716 is used with an 8088 microprocessor so that this microprocessor will see only X bytes of memory between the address range of DF800 –DFFFF or DD800 - DDFFF instead of 1M byte that it expects. Draw this circuit. What are X bytes? Do not use 74138 decoders. b) Design and show a 16K x 16-bit memory circuit by using 8K x 8-bit RAMS. Explain its operation. Do not use decoder 74138 chip.
A microprocessor has an increment memory direct instruction, which adds 1 to the value in memory location. The instruction has five stages: fetch opcode (four bus clock cycles); fetch operand address (three bus clock cyles); fetch operand (three bus clock cyles); add 1 to operand (three bus clock cyles); and, store operand (three bus clock cyles). By what amount (in percent) will the duration of the instruction increase if we have to insert two bus wait states in each memory read and memory write operation? Repeat assuming that the increment operation takes 13 cycles instead of 3 cycles.
Draw the figure for memory segments with 8086 microprocessor software model. Explain the logical address structure used for each segment (Explain which registers are used in logical address presentation of each segment; segment address : offset address). Give an example solution to find the physical address in a segment from the logical address for 8086 microprocessor.
8085 microprocessor went through its manipulation operation in the ALU, the results was transferred on the data bus and status of the results was stored in the flag register for indications . With your knowledge and understanding illustrate a complete bit configuration of 8085 flag register and show the functions of the represented bits in the register.
Part 2 Study and then differentiate between RAM and ROM memory units in a processor. Describe any possible methods through which you can implement a RAM memory using logic gates.
c) Given a 32K x 8 RAM chips. Compute: i) the number of chips needed to build a 128K byte memory using 32K x 8 RAM. ii) the number of address lines that must be used to access the memory. iii) the number of lines connected to the address inputs of each chip, the number of lines to be used for chip select inputs and type of decoder to be used. iv) Determine the range of addresses for the 128K byte memory.
Continuing with a 32 Khz system clock/8000 Khz instruction clock, assuming a pre-scalar of1:1 (i.e. no prescalar), and 16-bit operation, if TMR0 is initialized to 64536, how many timeswill TMR0 need to be incremented before it overflows? How many instructions cycles will that take?
B) Name the internal registers of 8086, Table the combination of registers to form the physical addresses for memory segments.
1. How do the data retention characteristics of RAM and ROM storage devices differ? 2. What is the purpose and use of the Program Counter (PC), Stack Pointer (SP), and Memory Address Register (MAR) registers? 3. Write an 8085 program to store 4EH in memory location 2840H and store 3EH in memory location 2841H, exchange them and store the result in memory locations 2842H and 2843H respectively. Solve this problem using three different methods. 4. Write a program to exchange the content of memory locations [2801] [2800] with [2803] [2802]. 5. The following program is supposed to add the contents of memory location 2050h to the Accumulator. The program works correctly only part of the time. Show that it is wrong to execute the program and how to correct it. MOV LDA ADC HLT В.А 2050H в 6. In a multibyte addition program, when you must use the ADD instruction? When you must use the ADC instruction? 7- The 8085-instruction set does not include a clear accumulator instruction. Which…
For the 8085 microprocessor, the instruction (MVI B, 8-bit data) requires Fetch and Read machine cycles. What is the time in microseconds is required to execute it for a clock frequency of 3 MHz
Given a 8-bit number at memory location 2050H. Write 8085 instruction to move the value stored at the following locations: Register B Accumulator 2052H Write a single program and show register and accumulator screenshot and also attach memory view. In sim8085 software.