Assume that our MAR contains 20 bits, enabling us to access up to 220 memory cells, which is 1 MB, but our computer has 4 MB of memory. Explain how it might be possible to address all 4 MB memory cells using a MAR that contains only 20 bits. Assume that our MDR register is 16 bits wide while our machine language instructions are 32 bits wide. How might the fetch phase of the Von Neumann cycle have to be changed from what was described in the text? Assume that a 1 gigaflop machine is connected to a printer that can print 780 characters per second. In the time it takes to print 1 page (65 lines of 60 characters per
Assume that our MAR contains 20 bits, enabling us to access up to 220 memory cells, which is 1 MB, but our computer has 4 MB of memory. Explain how it might be possible to address all 4 MB memory cells using a MAR that contains only 20 bits. Assume that our MDR register is 16 bits wide while our machine language instructions are 32 bits wide. How might the fetch phase of the Von Neumann cycle have to be changed from what was described in the text? Assume that a 1 gigaflop machine is connected to a printer that can print 780 characters per second. In the time it takes to print 1 page (65 lines of 60 characters per line), how many floating-point operations can the machine perform? Assume that we have an arithmetic/logic unit that can carry out 20 distinct operations. Describe exactly what kind of multiplexer circuit would be needed to select exactly one of those 20 operations.
Trending now
This is a popular solution!
Step by step
Solved in 2 steps with 2 images
