Consider the differential amplifier shown in Figure 9.24(a). Assume thateach resistor is
(a)
The value of the worst case common mode gain.
Answer to Problem 9.62P
The value of the worst case common mode gain is
Explanation of Solution
Calculation:
The given diagram is shown in Figure 1
Mark the voltages and redraw the circuit.
The required diagram is shown in Figure 2
The expression for the common mode voltage gain is given by,
The expression for the value of the voltage
The expression for the voltage
Apply KCL at the inverting terminal.
Substitute
Substitute
The expression for the common node input voltage is given by,
The expression for the common node input voltage is given by,
Substitute
Substitute
In the above equation the worst case
For worst condition the value of the resistance
For worst condition the value of the resistance
For worst condition the value of the resistance
For worst condition the value of the resistance
Substitute
Conclusion:
Therefore, the value of the worst case common mode gain is
(b)
The value of the CMRR and the common mode gain.
Answer to Problem 9.62P
The value of
Explanation of Solution
Calculation:
The expression for the common mode gain is given by,
The expression for the differential voltage is given by,
Substitute
The expression for the voltage
The expression for the common mode voltage is given by,
Substitute
Substitute
Substitute
Substitute
Substitute
The expression for the
Substitute for
Substitute
Substitute
Substitute
Substitute
Substitute
Substitute
Conclusion:
Therefore, the value of
Want to see more full solutions like this?
Chapter 9 Solutions
Microelectronics: Circuit Analysis and Design
- Q1)(a) An industrial liquid level system represented by a signal flow graph is shown in Figure Q1(a) using Mason's gain formula i) Identify the number of forward paths and the forward path gains i) Identify the individual loops, two non-touching loops and three non-touching loops. C(s) ii) Obtain the transfer function R(s) for the liquid level system - H1 64 G2 G6 Cs) R(S) G5 - H2 Figure Q1(a)arrow_forwardIn practical difference amplifiers, unlike ideal difference amplifiers, when the input voltages are zero, the output voltage is not zero, which is................ called voltage.What should come in the blank? Please choose one: a. input imbalance b. output balance c. Output imbalance d. Fark e Login balancearrow_forwardFrequency Response of Multistage Amplifiers 27. In a certain two-stage amplifier, the first stage has critical frequencies of 230 Hz and 1.2 MHz. The second stage has critical frequencies of 195 Hz and 2 MHz. What are the dominant critical frequencies?arrow_forward
- QUESTION 5: Consider the ideal inverting summing amplifier in Figure 9.14(a). Design an ideal inverting summing amplifier to produce an output voltage of vo = -2.5(1.2v71 + 2v½ + 0.25v73) assuming the largest resistance in the circuit is 409 kO. R1 (kN) Format : 59.409378229784 R2 (kN) Format : 49.289 R3 (kN) Format : 706 Rf (kN) Format : 768.763 RF ww la R1 vy = 0 R2 R3 Figure 9.14(a)arrow_forwardDefine and differentiate the following terms. Also Draw plots where required. You can use different symbols to denote each term a. Gain Cross over Frequency VS.Phase Cross over Frequency b. Phase Margin VS. Gain Margin c. Three Conditions of Stability in terms of phase cross-over frequency and gain-cross over frequency. Three Conditions of Stability in terms of phase margins and gain marginsarrow_forwardFor the circuit in the figure, extract the following as the formula according to r model and π model. a) IB, IC and IE currents b) The voltages at the X, B, C, E points and the voltage VCE c) Ri input resistance and output resistance Ro d) Av Voltage gains e) Low cutoff frequencies f) Formulate the high cutoff frequencies.arrow_forward
- 4. A DC amplifier has a single-pole response with a pole frequency of fpp 100Hz a low- = 2 x 10³. The amplifier operates in a closed-loop system with frequency gain of A = 0.05. 0 Find the closed-loop low-frequency gain and bandwidth. =arrow_forwardQuestions: Draw output waveform for the following circuits if sinusoidal signal of 6V peak-to-peak with zero offset is applied at the input. Consider reference voltage VR = +2V R. VR Consider Zener voltage 2.5V Dz * R VR = -3V v,(f) 22arrow_forwardSignal-conditioning analysis shows that the following equation must relate output voltage to input voltage: Vout = 3Vin – 3V Design circuits to do this using (a) a summing amplifier and (b) a differential amplifierarrow_forward
- Introductory Circuit Analysis (13th Edition)Electrical EngineeringISBN:9780133923605Author:Robert L. BoylestadPublisher:PEARSONDelmar's Standard Textbook Of ElectricityElectrical EngineeringISBN:9781337900348Author:Stephen L. HermanPublisher:Cengage LearningProgrammable Logic ControllersElectrical EngineeringISBN:9780073373843Author:Frank D. PetruzellaPublisher:McGraw-Hill Education
- Fundamentals of Electric CircuitsElectrical EngineeringISBN:9780078028229Author:Charles K Alexander, Matthew SadikuPublisher:McGraw-Hill EducationElectric Circuits. (11th Edition)Electrical EngineeringISBN:9780134746968Author:James W. Nilsson, Susan RiedelPublisher:PEARSONEngineering ElectromagneticsElectrical EngineeringISBN:9780078028151Author:Hayt, William H. (william Hart), Jr, BUCK, John A.Publisher:Mcgraw-hill Education,