Programmable Logic Controllers
5th Edition
ISBN: 9780073373843
Author: Frank D. Petruzella
Publisher: McGraw-Hill Education
expand_more
expand_more
format_list_bulleted
Concept explainers
Question
Chapter 7, Problem 6P
Program Plan Intro
Retentive Timer ON (RTO):
- RTO refers to an on-delay timer.
- RTO counts the time-based intervals as soon as the instruction becomes true.
- It retains the accumulated value as soon as instruction goes false or when power cycle occurs.
Explanation of Solution
b.
Required time:
- In “rung 2”and “rung 3”, the two RTO timers are interconnected.
- Here, the “present” value of “rung 2” is “2900” and the “present” value of “rung 3” is “1780”.
- Add these two present values to get the time required to produce the output.
- The sum of the two values is “4680”...
Explanation of Solution
c.
Conditions to be satisfied:
- The power required to be supplied to “L1” and close the input “PB1” contacts to turn the “rung 4” to “true”.
- Once, “PB1” becomes true, the “rung 2” star...
Explanation of Solution
d.
Status of the output:
- The RTO instruction used in the given diagram stores the timed count of timer and counts the time even if the power is lost or restored.
- The “rung 3” is required to activate the “DN” sign...
Explanation of Solution
e.
Result when PB2 is ON:
- If the input PB2 is “ON”, then the reset instructions of the timers “T4:1” and “T4:2” will make the “rung 1” as “true”...
Explanation of Solution
f.
Required accumulated time:
- The “rung 2” becomes “true” and the RTO instructions are started to execute when PB1 input contact is closed.
- The timer “T4:1” starts timing as long as the accumulated value attains the present value “2900”...
Expert Solution & Answer
Trending nowThis is a popular solution!
Students have asked these similar questions
3. Study the ladder logic program in Figure 7-40 and answer the questions that follow:
a. What type of timer has been programmed?
b. What is the length of the time-delay period?
c. What is the value of the accumulated time when power is first applied?
d. When does the timer start timing?
e. When does the timer stop timing and reset itself?
f. When input LS1 is first closed, which rungs are true and which are false?
L1
Input
LS1
Ladder logic program
Outputs
L2
LS1
-TON
TIMER ON DELAY
Timer
T4:0
-(EN)-
Time base
1
Preset
10(DN)
SOL A-fo
Accumulated
°
SOL B-of
T4:0
SOL A
2
3
4
10
DN
T4:0
SOL B
DN
T4:0
R
EN
T4:0
EN
Figure 7-40 Ladder logic program for Problem 3.
R
Write a Ladder Logic PLC program for each of the following scenarios. Label all contacts and coils in the PLC program.
Scenario 1
Turn on a light when either one of two switches (I1, I2) is toggled on (construct an OR Gate). Turn on a second light when both switches (Same inputs I1, I2) are toggled on (construct an AND Gate). Turn on a third light when both switches (Same inputs I1, I2) are toggled off (construct a NOR Gate). Turn on a fourth light when either switch (Same inputs I1, I2) is toggled off (construct a NAND Gate). Print a copy of the program showing the construction of the four gate configurations. Also, submit a truth table for the four input configurations.
Then modify your program so, only one light turns on at a time as you toggle the four truth table states.
Scenario 2
Construct a seal-in circuit using a stop-and-start pushbutton and an internal coil to seal in. Turn on a light for 10 seconds when the start button is pushed then turn it off automatically or…
Draw a ladder logic diagram for the timer scenario shown (draw out the timer delays too)
Chapter 7 Solutions
Programmable Logic Controllers
Ch. 7 - Prob. 1RQCh. 7 - Prob. 2RQCh. 7 - Prob. 3RQCh. 7 - Prob. 4RQCh. 7 - a. What are the two methods commonly used to...Ch. 7 - Prob. 6RQCh. 7 - Prob. 7RQCh. 7 - Prob. 8RQCh. 7 - For a TOF timer: a. When is the enable bit of a...Ch. 7 - Explain what each of the following quantities...
Ch. 7 - State the method used to reset the accumulated...Ch. 7 - Study the ladder logic program in Figure 7-40 and...Ch. 7 - Study the ladder logic program in Figure 7-42, and...Ch. 7 - Prob. 6PCh. 7 - Prob. 7PCh. 7 - Prob. 8PCh. 7 - Prob. 9PCh. 7 - Prob. 10PCh. 7 - Prob. 11PCh. 7 - Prob. 13PCh. 7 - When the lights are turned off in a building, an...
Knowledge Booster
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.Similar questions
- 2. Design a logic circuit with two inputs and 4 outputs, with each of the outputs hooked up to an LED. Only the first LED should light up when the input values are 00. Only the next LED should light up with the input values are 01. Only the following LED should light up for 10, and only the last LED should light up for input 11. Thus for each input combination, you should have one LED only being lit. This is called a DECODER circuit, you are decoding 2 bit binary input to one of 4 discrete outputs. a. Create the truth table (use the standard truth table format). b. Write a Boolean expression that corresponds to the truth table.arrow_forwardThis is the question: Suppose that we want to synthesize a circuit that has two switches x and y. The required functional behavior of the circuit is that the output must be equal to 0 if switch x is opened (x=0 ) and y is closed (y=1); otherwise the output must be 1. My friend sent me the answer which I will attach but I have no idea what is going on .. can someone please explain in detail?arrow_forward• Design a sequential circuit with two T Flip Flops, A and B, and two inputs, E and x. If E=0, the circuit remains in the same state regardless of the value of x. When E=1 and x=1, the circuit goes through the state transitions from 00 to 01 to 10 to 11 back to 00, and repeats. When E=1 and x=0, the circuit goes through the state transition from 00 to 11 to 10 to 01 back to 00, and repeatsarrow_forward
- There is one output, z in the following circuit. Analyze the following sequential circuit by B Clock Reset I. Write down the state equations. II. Write down the output equations. III. Write down the state table for the sequential circuit. IV. Draw the state diagram for the sequential circuit.arrow_forwardComputer Science 1. Design a circuit for a digital lock using the minimum number of D latches. The lock has two input push-button switches A, B and it outputs a single pulse (Z1) for each activation i.e. lock open. The two switches are interlocked mechanically so that simultaneous pulses are not possible. The lock should have the following features: a. The opening sequence is 0011. ii. Then replace ‘0’ by ‘A’ and ‘1’ by ‘B’ in the sequence. b. Five B pulses should give an absolute reset. c. Any incorrect use of the A switch will cause an output (Z2) to ring a bell to warn that the lock is being tampered.arrow_forwardConsider the following T flip flop timing diagram: What type of clock trigger is used? Clk T Rising Edge Trigger O Falling Edge Trigger O No Correct answer O Falling and Rising LOarrow_forward
- 11. Implement the given function f(A,B,C,D)=[(0,1,3,4,8,9,15)using 8:1 Multiplexer. 12. a. Design a control enabled JK FLIPFLOP using appropriate number of NAND gates. b.Determine the output of the given Positive edge triggered Flip flop .Assume the previous value of Q to be 0. Draw the output for the positions numbered from 1 to 5 at Q. CLK R 2arrow_forward3 Consider the following T flip flop timing diagram: What type of clock trigger is used? Clk T Falling Edge Trigger Rising Edge Trigger O No Correct answer O Falling and Risingarrow_forwardConstruct a basic stop/start seal-in circuit. Energize an internal relay to seal-in (latch) the circuit. write the circuit in both Ladder Logic and Function Block Diagram (FBD). Hardware setup: Input 1 - Normally closed stop pushbutton, Input 2 - Normally open start pushbutton. Output 1 - A Red light to indicate the circuit is not energized. Output 2 - A Green light to indicate the circuit is energized. Label all inputs and outputs in the plc program. Write the program in both ladder and function block diagram (FBD).arrow_forward
- Draw a ladder logic diagram for the timer scenarios given below. (I've asked you guys PLC questions multiple times please just answer them). IT'S A SOFTWARE QUESTION STOP REJECTING IT.arrow_forwardAsaparrow_forwardWrite a vhdl program that when x = 1, a timer will delay for 10 seconds and trigger y. (Don't use 'wait' function).arrow_forward
arrow_back_ios
SEE MORE QUESTIONS
arrow_forward_ios
Recommended textbooks for you
Database System ConceptsComputer ScienceISBN:9780078022159Author:Abraham Silberschatz Professor, Henry F. Korth, S. SudarshanPublisher:McGraw-Hill Education
Starting Out with Python (4th Edition)Computer ScienceISBN:9780134444321Author:Tony GaddisPublisher:PEARSON
Digital Fundamentals (11th Edition)Computer ScienceISBN:9780132737968Author:Thomas L. FloydPublisher:PEARSON
C How to Program (8th Edition)Computer ScienceISBN:9780133976892Author:Paul J. Deitel, Harvey DeitelPublisher:PEARSON
Database Systems: Design, Implementation, & Manag...Computer ScienceISBN:9781337627900Author:Carlos Coronel, Steven MorrisPublisher:Cengage Learning
Programmable Logic ControllersComputer ScienceISBN:9780073373843Author:Frank D. PetruzellaPublisher:McGraw-Hill Education
Database System Concepts
Computer Science
ISBN:9780078022159
Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:McGraw-Hill Education
Starting Out with Python (4th Edition)
Computer Science
ISBN:9780134444321
Author:Tony Gaddis
Publisher:PEARSON
Digital Fundamentals (11th Edition)
Computer Science
ISBN:9780132737968
Author:Thomas L. Floyd
Publisher:PEARSON
C How to Program (8th Edition)
Computer Science
ISBN:9780133976892
Author:Paul J. Deitel, Harvey Deitel
Publisher:PEARSON
Database Systems: Design, Implementation, & Manag...
Computer Science
ISBN:9781337627900
Author:Carlos Coronel, Steven Morris
Publisher:Cengage Learning
Programmable Logic Controllers
Computer Science
ISBN:9780073373843
Author:Frank D. Petruzella
Publisher:McGraw-Hill Education