To design: The ECL circuit.
To find: All resistor values and the value of
Answer to Problem 17.2TYU
The redesign of the ECL circuit is shown in Figure 2 and the value of resistors are
Explanation of Solution
Calculation:
The given diagram is shown in Figure 1
The redesign circuit is shown below.
The required diagram is shown in Figure 2
The expression for
Substitute
If
The expression for
Substitute
Substitute
If
The expression for
Substitute
The expression for
Substitute
Input voltages
Substitute
If
Substitute
The expression for
Substitute
The value of
The expression for
Substitute
The expression for
Substitute
The expression for
Substitute
Conclusion:
Therefore, the redesign of the ECL circuit is shown in Figure 2 and the value of resistors are
Want to see more full solutions like this?
Chapter 17 Solutions
Microelectronics: Circuit Analysis and Design
- Question 2 Incorrect Mark 0.00 out of 1.00 P Flag question In a self-bias n-channel JFET, the operating point is to be set at Ip = 1.5 mA and Vps =10 V. The JFET parameters are IDss= 5 mA and Vp = 2 V. Given that VDD = 20 V. The value of Rs required for the circuit is Select one: a. 60.3 kohms b. 603 ohms c. 60.3 ohms d. 603 kohms Your answer is incorrect. The correct answer is: 603 ohmsarrow_forward-Design ADC using VTC (Voltage to Time Converter) with clock generator fe=32Hz and the slope of voltage to time converter K= 0.025 and the maximum analog input VA-20V, find 1- Number of bits to design the counter 2- The digital conversion (Binary form) of analog input-17.3V 3- Total conversion time.arrow_forwarddraw curve (Vin & Vout ) in resistor transistor logicarrow_forward
- A 4bits Analog-digital converter with an input voltage signal ranging from (-2V to 2V). Determine the following. 1. Number of Quantization levels with their values 2. Step size. 3. SNR of Quantization 4. Quantization error. 5. Quantization level for the following values of the analog voltage (v=1.4V, -1.3V, 2V)arrow_forwardGate terminal of MOSFET does not have full control in its operation. Select one: O True O Falsearrow_forwardDesign counter that counts from 00 to 59, using the IC 74LS90 ripple counter and use two 7 segment display to display the result count. You can also use 7447 binary to 7-segment Display Decoder. i need the diagram of itarrow_forward
- The gate of a JFET is . . biased Select one: a. forward b. reverse as well as forward c. none of the above d. reversearrow_forwardConsider Analog to Digital Converters, calculate the following for a 3-bit quantizer with a range from -5 to 5 V. a) How many levels does this ADC have? b) Determine the quantization step size c) Determine the quantization error d) In case the accuracy required imposes a quantization error less than 4 mV, what is the specification needed for the used ADC?arrow_forwardDesign counter that counts from 00 to 59, using the IC 74LS90 ripple counter and use two 7 segment display to display the result count. You can also use 7447 binary to 7-segment Display Decoder shown below.arrow_forward
- Introductory Circuit Analysis (13th Edition)Electrical EngineeringISBN:9780133923605Author:Robert L. BoylestadPublisher:PEARSONDelmar's Standard Textbook Of ElectricityElectrical EngineeringISBN:9781337900348Author:Stephen L. HermanPublisher:Cengage LearningProgrammable Logic ControllersElectrical EngineeringISBN:9780073373843Author:Frank D. PetruzellaPublisher:McGraw-Hill Education
- Fundamentals of Electric CircuitsElectrical EngineeringISBN:9780078028229Author:Charles K Alexander, Matthew SadikuPublisher:McGraw-Hill EducationElectric Circuits. (11th Edition)Electrical EngineeringISBN:9780134746968Author:James W. Nilsson, Susan RiedelPublisher:PEARSONEngineering ElectromagneticsElectrical EngineeringISBN:9780078028151Author:Hayt, William H. (william Hart), Jr, BUCK, John A.Publisher:Mcgraw-hill Education,