Microelectronics: Circuit Analysis and Design
4th Edition
ISBN: 9780073380643
Author: Donald A. Neamen
Publisher: McGraw-Hill Companies, The
expand_more
expand_more
format_list_bulleted
Question
Chapter 17, Problem 17.11P
(a)
To determine
The value of the reference voltage
(b)
To determine
The logic zero and the logic one at the output of
(c)
To determine
The value of the voltage at the emitter when for both
(d)
To determine
The power dissipated in the circuit when both
Expert Solution & Answer
Want to see the full answer?
Check out a sample textbook solution
Students have asked these similar questions
1.1
Given the timing diagram for 3-bit input A and two outputs, S and C in Figure la,
where A2 is the MSB and Ao is the LSB. Assume the output for the other input
conditions is don't cares (i.c. X). Determine the minimum logic circuit using NAND
logic configuration.
Az
Ac
S
C
Figure la
Below is an example of an NMOS logic circuit. For all of the MOSFETs in the circuit below,
assume V = 1 V and k = 50 mA/V².
th
R₂ = 5600
R₁ = 4700
M3
Ao
M₁
M₂
a. Indicate and verify the state of each MOSFET and V for the following input
0
combinations. Fill-out the table below for each assumed state of the MOSFET for every
input combination. Use R approximation for linear operation and three significant
ds(on)
figures for the voltages.
Example:
M1 is assumed to be in saturation.
If Vgs = 2 V, Vds = 4V,
Vds > Vgs - Vth
4>2-1
4> 1 (ok)
Vgs > Vth (2>1)
A
B
M1 state
M2 state
M3 state
V
OV
OV
5 V
OV
b. What kind of logic circuit is implemented in the circuit above?
5V
www.
V₂
0
1. Write the TTL level of the following voltages (low, high, intermediate).
2.5 . 0.3 .
4.6 . 1.1..
3.2.
........
2. .are complete circuits constructed on a chip of semiconductor material.
What is the 3 common types of integrated circuits?
. describes data shifted manually, .. describes data shifted automatically for 8 bit
shift register.
3.
How serial and parallel data shifted into 8 bit shift register?
Chapter 17 Solutions
Microelectronics: Circuit Analysis and Design
Ch. 17 - Consider the differential amplifier circuit in...Ch. 17 - Prob. 17.2EPCh. 17 - The reference circuit in Figure 17.5 is to be...Ch. 17 - Assume the maximum currents in Q3 and Q4 of the...Ch. 17 - Prob. 17.5EPCh. 17 - Prob. 17.6EPCh. 17 - Prob. 17.1TYUCh. 17 - Prob. 17.2TYUCh. 17 - Prob. 17.7EPCh. 17 - Prob. 17.3TYU
Ch. 17 - The ECL circuit in Figure 17.19 is an example of...Ch. 17 - Consider the basic DTL circuit in Figure 17.20...Ch. 17 - The parameters of the TIL NAND circuit in Figure...Ch. 17 - Prob. 17.10EPCh. 17 - Prob. 17.5TYUCh. 17 - Prob. 17.6TYUCh. 17 - Prob. 17.7TYUCh. 17 - Prob. 17.8TYUCh. 17 - Prob. 17.11EPCh. 17 - Prob. 17.12EPCh. 17 - Prob. 17.9TYUCh. 17 - Prob. 17.10TYUCh. 17 - Prob. 17.11TYUCh. 17 - Prob. 1RQCh. 17 - Why must emitterfollower output stages be added to...Ch. 17 - Sketch a modified ECL circuit in which a Schottky...Ch. 17 - Explain the concept of series gating for ECL...Ch. 17 - Sketch a diodetransistor NAND circuit and explain...Ch. 17 - Explain the operation and purpose of the input...Ch. 17 - Sketch a basic TTL NAND circuit and explain its...Ch. 17 - Prob. 8RQCh. 17 - Prob. 9RQCh. 17 - Prob. 10RQCh. 17 - Explain the operation of a Schottky clamped...Ch. 17 - Prob. 12RQCh. 17 - Prob. 13RQCh. 17 - Sketch a basic BiCMOS inverter and explain its...Ch. 17 - For the differential amplifier circuit ¡n Figure...Ch. 17 - Prob. 17.2PCh. 17 - Prob. 17.3PCh. 17 - Prob. 17.4PCh. 17 - Prob. 17.5PCh. 17 - Prob. 17.6PCh. 17 - Prob. 17.7PCh. 17 - Prob. 17.8PCh. 17 - Prob. 17.9PCh. 17 - Prob. 17.10PCh. 17 - Prob. 17.11PCh. 17 - Prob. 17.12PCh. 17 - Prob. 17.13PCh. 17 - Prob. 17.14PCh. 17 - Prob. 17.15PCh. 17 - Prob. 17.16PCh. 17 - Prob. 17.17PCh. 17 - Prob. 17.18PCh. 17 - Consider the DTL circuit shown in Figure P17.19....Ch. 17 - Prob. 17.20PCh. 17 - Prob. 17.21PCh. 17 - Prob. 17.22PCh. 17 - Prob. 17.23PCh. 17 - Prob. 17.24PCh. 17 - Prob. 17.25PCh. 17 - Prob. 17.26PCh. 17 - Prob. 17.27PCh. 17 - Prob. 17.28PCh. 17 - Prob. 17.29PCh. 17 - Prob. 17.30PCh. 17 - Prob. 17.31PCh. 17 - Prob. 17.32PCh. 17 - Prob. 17.33PCh. 17 - For the transistors in the TTL circuit in Figure...Ch. 17 - Prob. 17.35PCh. 17 - Prob. 17.36PCh. 17 - Prob. 17.37PCh. 17 - Prob. 17.38PCh. 17 - Prob. 17.39PCh. 17 - Prob. 17.40PCh. 17 - Prob. 17.41PCh. 17 - Prob. 17.42PCh. 17 - Prob. 17.43PCh. 17 - Prob. 17.44PCh. 17 - Design a clocked D flipflop, using a modified ECL...Ch. 17 - Design a lowpower Schottky TTL exclusiveOR logic...Ch. 17 - Design a TTL RS flipflop.
Knowledge Booster
Similar questions
- A certain digital circuits designed to operate with voltage levels of -0.2Vdc and -3.0Vdc. If H= 1 =-0.2 Vdc and L =0 =-3.0 Vdc, is this positive logic or negative logic ? H=+5.0Vdc. and. L=+1.0Vdc What are the voltage levels between fall and rise times are measured? What is the value of Duty cycle H if the waveform is high for 2 ms and low for 5 ms?arrow_forwardInstructions A designer at Channel Microsystem needs to design basic logic gates with the use of PN junction diodes, light emitting diodes (LED), 5-V power supply and resistors. The logic gates are to be tested through random input logic pulse and verified in time domain analysis. A O A O Out Out BO BO OR NOR A O Out Out BO в о AND NAND Figure 1 HIGH '1' DIODE-DIODE LOW '0' LOGIC Out GATES во Figure 2 Figure 1 illustrates the combination of logic gates to be developed using diode-diode logic. Figure 2 describes the simulation testbench setup in verifying the operation of the logic gates developed through diode-diode logic. Design and verify the diode-diode logic with lowarrow_forwardBelow is an example of an NMOS logic circuit. For all of the MOSFETs in the circuit below, assume V = 1 V and k = 50 mA/V². th W R₂ = 5600 PEETHIPPIN R₁ - 4700 M3 M₁ M. 0 a. Indicate and verify the state of each MOSFET and V for the following input combinations. Fill-out the table below for each assumed state of the MOSFET for every input combination. Use R approximation for linear operation and three significant ds(on) figures for the voltages. 오 Ao SV whyarrow_forward
- 6. Pass-Transistor Logic Consider the following Pass Transistor Logic (PTL) circuit. (a) Determine the Boolean functions X in Sum-of- Product form. Is this a valid implementation? Give a brief explanation (b) Determine Boolean functions Y in Sum-of- Product form. Is this a valid implementation? Give a brief explanation B Aarrow_forward+A logic 1 → Am logico H.W. for Bipolar -A -Atn Vth ?? Prove>arrow_forward5. Design a two-level NAND-gate logic circuit from the follow timing diagram B %3D D Farrow_forward
- For the modified DTL circuit in Figure P17.25, calculate the indicated currents in the figure for vX = vY = 5 V. Vcc =5 V R = 1.75 k2 Rc=6 kl23 lic R2 = 2 k2 Dx l'x o iBo QI DI RB%3D 5 k2 Dy Figure P17.25arrow_forward1. What is the total or equivalent resistance of ten (10) nos of 10-ohm resistors connected in parallel? 2. A single logic gate in a prototype integrated circuit is found to be capable of switching from the “on” state to the “off” state in 12 ps. This corresponds to: a. 1200ns b. 1.2 ns c. 12000 ns d. 120 nsarrow_forwardTRUE/FALSE QUIZ 1. The de supply voltage for TTL is typically +5 V. 2. The fan-out of a logic gate is the number of gates in an IC package. 3. CMOS uses MOSFETS. 4. BJT stands for binary junction transistor. 5. An open-collector gate must be connected to an external resistor. 6. CMOS is the dominant digital IC technology. 7. A totem-pole output means that two or more resistors are in series. 8. CMOS is subject to ESD. 9. A tri-state output can be HIGH, LOW or high-impedance. 10. Propagation delay is a measure of the speed of a logic gate.arrow_forward
- Q1) For the circuits shown in figures 1 and 2: 1. What is the function of output? 2. Find the max. and min. Vol. value? 3. Determine the static power (avg.)? 4. Design equivalent logic circuit by CMOC logic circuits? Use VDD= 10 V. Vr.o=1V. Vru-1V. (W/L)o= (5/2), (W/L)L (20/2), RD = 40k, KL = 10P A/V^2 and KO = 40pA/V`2? Figure 1 5 VDD RD Figure 2 बदना देarrow_forwardThe principle of carry look ahead is used to speed up a ripple adder. a. b reduce the number of inputs of binary adders. simplify the design process of binary adders. d. validate the outputs of a ripple adder. none of the others. e.arrow_forwardQ1) Design a logic cct. That give output equal one when the input between 5 and 25 Q2) redesign the following cct by using 2X1 muxarrow_forward
arrow_back_ios
SEE MORE QUESTIONS
arrow_forward_ios
Recommended textbooks for you
Introductory Circuit Analysis (13th Edition)Electrical EngineeringISBN:9780133923605Author:Robert L. BoylestadPublisher:PEARSON
Delmar's Standard Textbook Of ElectricityElectrical EngineeringISBN:9781337900348Author:Stephen L. HermanPublisher:Cengage Learning
Programmable Logic ControllersElectrical EngineeringISBN:9780073373843Author:Frank D. PetruzellaPublisher:McGraw-Hill Education
Fundamentals of Electric CircuitsElectrical EngineeringISBN:9780078028229Author:Charles K Alexander, Matthew SadikuPublisher:McGraw-Hill Education
Electric Circuits. (11th Edition)Electrical EngineeringISBN:9780134746968Author:James W. Nilsson, Susan RiedelPublisher:PEARSON
Engineering ElectromagneticsElectrical EngineeringISBN:9780078028151Author:Hayt, William H. (william Hart), Jr, BUCK, John A.Publisher:Mcgraw-hill Education,
Introductory Circuit Analysis (13th Edition)
Electrical Engineering
ISBN:9780133923605
Author:Robert L. Boylestad
Publisher:PEARSON
Delmar's Standard Textbook Of Electricity
Electrical Engineering
ISBN:9781337900348
Author:Stephen L. Herman
Publisher:Cengage Learning
Programmable Logic Controllers
Electrical Engineering
ISBN:9780073373843
Author:Frank D. Petruzella
Publisher:McGraw-Hill Education
Fundamentals of Electric Circuits
Electrical Engineering
ISBN:9780078028229
Author:Charles K Alexander, Matthew Sadiku
Publisher:McGraw-Hill Education
Electric Circuits. (11th Edition)
Electrical Engineering
ISBN:9780134746968
Author:James W. Nilsson, Susan Riedel
Publisher:PEARSON
Engineering Electromagnetics
Electrical Engineering
ISBN:9780078028151
Author:Hayt, William H. (william Hart), Jr, BUCK, John A.
Publisher:Mcgraw-hill Education,