Calculate the Average memory access time for the following memory hierarchy. Where AM = Hit Time + Miss Rate * Miss Penalty AMAT = hit time0 + miss rate0* (hit time1 + miss rate1* (hit time2 + miss rate2* miss penalty2)) Level O is on-chip cache. The on-chip cache hit rate is 90%, hit time is 5 ns. Level 1 is off-chip cache. The off-chip cache hit rate is 96%, hit time is 10 ns. Level 2 is main memory. The main memory hit rate is 99.8%, hit time is 60 ns. Level 3 is disk (miss penalty2 is disk access time given the disk is the highest tier, which is lengthy). Memory miss penalty or Disk access time is 10 micro sec = 10,000 ns.

Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
icon
Related questions
Question

 Can you label the parts for number 3

Calculate the Average memory access time for the following memory hierarchy. Where AMAT
= Hit Time + Miss Rate * Miss Penalty
AMAT = hit time0 + miss rate0* (hit time1 + miss rate1* (hit time2 + miss rate2 * miss
penalty2))
Level O is on-chip cache. The on-chip cache hit rate is 90%, hit time is 5 ns.
Level 1 is off-chip cache. The off-chip cache hit rate is 96%, hit time is 10 ns.
Level 2 is main memory. The main memory hit rate is 99.8%, hit time is 60 ns.
Level 3 is disk (miss penalty2 is disk access time given the disk is the highest tier, which is
lengthy). Memory miss penalty or Disk access time is 10 micro sec = 10,000 ns.
Please note memory miss penalty is the same as the disk hit time, or disk access time, given
the disk is the lowest tier of the memory hierarchy.
a. What is the AMAT when the main memory is the last tier of your memory hierarchy? (On-
chip cache -> off-chip cache -> main memory)
b. What is the AMAT when the disk is the last tier of your memory hierarchy? (On-chip cache -
> off-chip cache -> main memory -> disk)
Transcribed Image Text:Calculate the Average memory access time for the following memory hierarchy. Where AMAT = Hit Time + Miss Rate * Miss Penalty AMAT = hit time0 + miss rate0* (hit time1 + miss rate1* (hit time2 + miss rate2 * miss penalty2)) Level O is on-chip cache. The on-chip cache hit rate is 90%, hit time is 5 ns. Level 1 is off-chip cache. The off-chip cache hit rate is 96%, hit time is 10 ns. Level 2 is main memory. The main memory hit rate is 99.8%, hit time is 60 ns. Level 3 is disk (miss penalty2 is disk access time given the disk is the highest tier, which is lengthy). Memory miss penalty or Disk access time is 10 micro sec = 10,000 ns. Please note memory miss penalty is the same as the disk hit time, or disk access time, given the disk is the lowest tier of the memory hierarchy. a. What is the AMAT when the main memory is the last tier of your memory hierarchy? (On- chip cache -> off-chip cache -> main memory) b. What is the AMAT when the disk is the last tier of your memory hierarchy? (On-chip cache - > off-chip cache -> main memory -> disk)
Expert Solution
trending now

Trending now

This is a popular solution!

steps

Step by step

Solved in 3 steps

Blurred answer
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY