2. 2. Suppose a computer using direct-mapped cache has 2³2 bytes of byte-addressable main memory and a cache of 1024 blocks, where each cache block contains 32 bytes. 1. a) How many blocks of main memory are there? 2. b) What is the format of a memory address as seen by the cache; that is, what are the sizes of the tag, block, and offset fields? 3. c) To which cache block will the memory address ox000063FA map?

2. 2. Suppose a computer using direct-mapped cache has 2³2 bytes of byte-addressable main memory and a cache of 1024 blocks, where each cache block contains 32 bytes. 1. a) How many blocks of main memory are there? 2. b) What is the format of a memory address as seen by the cache; that is, what are the sizes of the tag, block, and offset fields? 3. c) To which cache block will the memory address ox000063FA map?

Name: 2.2. Suppose a computer using direct-mapped cache has 232 bytes ofbyt
Uploaded: 2024-03-20T06:51:23.000Z
Channel: Bartleby
Description: 2.2. Suppose a computer using direct-mapped cache has 232 bytes ofbyte-addressable main memory and a cache of 1024 blocks, whereeach cache block contains 32 bytes.1. a) How many blocks of main memory are there?2. b) What is the format of a memory ad

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

Need help please
operating system
C1. Consider a main memory with size 4GB with cache size 16 KB and memory block is 8 bytes. Assume that the memory word is 1 byte. Answer the following questions: a. How many address bits are required to address the main memory locations? b. How many lines are there in the cache memory? c. Determine how to split the address (s-r, r, w) for direct mapping. d. Determine how to split the address (s-d, d, w) for set associative mapping. Assume each cache set is 2 lines of cache.
Consider the following parameters: Parameter q) Width of the data bus Parameter r) Transfer time from Main Memory to Cache Parameter s) Transfer time from Cache to CPU Parameter t) Cache size Parameter u) Block size Which choice below best identifies the parameters that impact the cache hit rate: Parameters q) and r) only Parameters q) and t) only Parameters q), t), and u) only Parameter r), s), and t) only Parameters t), and u) only all of the above none of the above
5. How many bits are required to address a 4M X 16 main memory if a) main memory is byte addressable? b) main memory is word addressable? 6. How many bits are required to address a 1M X 8 main memory if a) main memory is byte addressable? b) main memory is word addressable?
c) On a machine with 32-bit words and 32-bit addresses, suppose the cache is an 16MB 8-way set-associative cache, with 8-word cache lines. Indicate how an address would be partitioned into fields to allow a single word to be fetched from the cache by the CPU (just indicate what the fields are, the order of the flelds in the address, and how each field is). Show many bits your work.
8.9. The IBM System/370 architecture uses a two-level memory structure and refers to the two levels as segments and pages, although the segmentation approach lacks many of the features described earlier in this chapter. For the basic 370 architecture, the page size may be either 2 Kbytes or 4 Kbytes, and the segment size is fixed at either 64 Kbytes or 1 Mbyte. For the 370/XA and 370/ESA architectures, the page size is 4 Kbytes and the segment size is 1 Mbyte. Which advantages of segmentation does this scheme lack? What is the benefit of segmentation for the 370?
QUESTION 9 1. If a given memory address for a byte addressable machine is found in a cache that uses a 128 byte cache line size, the least significant 8 bits in the memory address will be used to select the byte(s) in the cache line to work with. True False QUESTION 10 1. SRAM memory is used predominately in: C SRAM memory is used predominately in: C motherboard main memory C BIOS PROM memory C SD card memory devices C CPU on-chip cache memory
(b) The following Figure 2 illustrates the memory allocation with its content for a variable declared (MyValue) in word size. Adsress: Value: Address: Value: D1 AB 00406000: 00406006: 13 00406001: 02 00406007: 00406002: 39 00406008: OE 00406003: 00 00406009: CD 00406004: OE 0040600A: AB 00406005: CD 0040600B: 02 Figure 2 If the value of 02ABh from the memory needs to be loaded into an accumulator register, complete the following instruction to execute it. MOV , MyValue +
4. Assume 32 bit memory addresses, which are byte addresses. You have a direct-mapped cache with a block size of 8 bytes, and a size of 128 blocks. How many bits will the index, block offset, and tag be? How many total bits are required for the cache, including the data?
Please solve quickly. Computer architecture material
For each question, give the following three values for the last line of each code block following the execution of the entire block: 1. the memory address which that line writes to, 2. the value that is written to that address, and 3. the number of distinct memory reads required by that line. If you cannot determine the memory address from the information given, enter 0 for the address. When computing the number of memory reads, assume nothing about the value of registers prior to the execution of the last statement: count a read even if the previous line also read (or wrote) the location. Count the number of distinct memory locations read by that statement; that is, if the line reads a memory location multiple times, count it only once. Assume that memory accesses always succeed, i.e. that all memory addresses are accessible to the program. For example, for the following code block: int *foo (int *)0x1000; int *bar = (int *)0x1000; *foo = 1; *foo=foo + *bar + 1; you would answer…