Programmable Logic Controllers
5th Edition
ISBN: 9780073373843
Author: Frank D. Petruzella
Publisher: McGraw-Hill Education
expand_more
expand_more
format_list_bulleted
Question
Chapter 8, Problem 7P
Program Plan Intro
Count-Up (CTU) Counter:
- The CTU counter refers to an up counter
- This counter is used to count an event that occurs logically or externally and places that value in the counter’s accumulator.
- The accumulated value can even be maintained during false rung conditions and can be reset back to 0 using reset instruction.
Count-Down (CTD) Counter:
- The CTD counter refers to a down counter
- It decrements the accumulated value at each false-to-true transition and it also retains the accumulated value as soon as an on/off power cycle occurs.
Explanation of Solution
b.
Accumulated count of counter CTD:
- It is given that 20 on/off transitions occur at input “A” and 5 on/off transitions occur at input “B”.
- The CTU and CTD counters are addressed at the same location “C5:2”.
- The up-counter and down-counter operates simultaneously to increment and decrement the accumulated count value...
Explanation of Solution
c.
State of output A:
- Here, the accumulated count value of CTU counter is 15.
- The output “A” gets activated only when it receives CU signals from the counter “C5:2”.
- But, the preset value is set for 10...
Explanation of Solution
d.
State of output B:
- Here, the accumulated count value of CTD counter is 15.
- The output “B” gets activated only when it receives CD signals from the counter “C5:2”.
- But, the preset value is set for 10...
Explanation of Solution
e.
State of output C:
- Here, the accumulated count value of up/down counters is 15 and it is greater than the preset value 10 in the counters addressed at “C5:2’...
Expert Solution & Answer
Want to see the full answer?
Check out a sample textbook solution
Students have asked these similar questions
C1. Consider the designing of a synchronous circuit to detect the sequence 0110. The circuit has
a single input x, and a single output z. The output is logic-l whenever the input sequence
0110 is detected, logic-0 otherwise. Note that overlapping sequences are allowed. Answer the
following questions:
a. Complete the following state diagram of the circuit:
1
so
s1
S2
S3
S4
b. Draw and fill the state table of the circuit.
c. Write the equations of the state variables and the output Z.
Consider the following circuit.
a) Label it in such a way that the labels can be used to create a machine.
b) What will be the states of the machine? Show how these states are formed.
c) Give the formulas required to construct the machine.
d) What will be the output and the next state if the machine is run for the first time
and the input is 0?
AND
NAND
DELAY
DELAY
OR
only one of the following statements is false according to the Sequential circuit.
a.
it contains at least one memory element
b.
it can contain multiple combinational circuit
c.
The output states depend on present states
d.
All inputs and outputs are applied at the same time
Chapter 8 Solutions
Programmable Logic Controllers
Ch. 8 - Name the three forms of PLC counter instructions,...Ch. 8 - State four pieces of information usually...Ch. 8 - In a PLC counter instruction, what rule applies to...Ch. 8 - Prob. 4RQCh. 8 - When does the PLC counter instruction increment or...Ch. 8 - Prob. 6RQCh. 8 - Prob. 7RQCh. 8 - Prob. 8RQCh. 8 - Prob. 9RQCh. 8 - Prob. 10RQ
Knowledge Booster
Similar questions
- 2. Design a Finite State Machine for an elevator with 3 floors (1, 2, 3). There are only two buttons: UP and DOWN. Pressing UP moves up 1 floor, pressing DOWN moves down 1 floor. The output of the FSM should be the current floor (sent to an LCD display inside the elevator). Draw the State Diagram, the Truth Tables and find the Boolean Equations. You do not need to draw the circuit.arrow_forwardWrite a Verilog code with testbench for 16-bit up/down counter with synchronous reset and synchronous up/down. If up/down is set the counter is up counter and if it is not set, the counter is a down counter. clock reset Up/down submit the module code, testbench code, and the simulation results.arrow_forwardFind an appropriate state assignment by using the the smallest possible number of states and derive the next state and output variable expressions of the system for the flow table in figure 9.42 and reproduced below in Figure 1. Present Next state Output z state W2 w1 = 00 01 10 11 00 01 10 11 A A B D A 1 1 В C B D 1 0 0 C C C B A 1 0 1 A C (D D) D 1 - - Figure 1: Flow Table Question IIaarrow_forward
- Write a Verilog code with testbench for 16-bit up/down counter with synchronous reset and synchronous up/down. If up/down is set the counter is up counter and if it is not set, the counter is a down counter. clock reset IIn/down submit the module code, testbench code, and the simulation results.arrow_forward00 A-00 11 c=10 01 10 Z-0 Z-0 Too 01 01 10 11 01 10 00 10, В-01 D-11 Z-1 00 Z-1 1. Draw the state table of the circuit. 2. Implement the sequential circuit that will provide this state diagram using D-Flip-Flops, 8x1 MUX. 3. The design will be made as a mealy model. Draw the new state diagram according to the Mealy model. 10arrow_forwardRead the informal definition of the finite state transducer given in Exercise 1.24. Give the state diagram of an FST with the following behavior. Its input and output alphabets are {0,1}. Its output string is identical to the input string on the even positions but inverted on the odd positions. For example, on input 0000111 it should output 1010010. Book sipserarrow_forward
- Design a counter circuit that has 2 inputs X and Y, and one output Z by using “one-hot-state” encoding. Don’t draw the circuit diagram. When X=1, the circuit counts up or down based on the value of Y; when X=0, the circuitremains in its previous state regardless of the value of Y. When Y=1, the circuit changes statesupwards in the order given below and continues this way in a loop. When Y=0, the circuitchanges states downwards in reverse order and continues this way in a loop. When the circuitcounts upwards, the Z output is 1. The Count order===>>0,1,3,2arrow_forwardFSM with one input A and two outputs S and L. The FSM should detect a short or long pulse on input A and assert output S or L accordingly. Short pulses endure one state duration, whereas extended pulses last more than one state transition. Draw your FSM's algorithmic state machine (ASM) graphic.arrow_forwardComputer Science A circuit for two output ports (A&C) of the AVR ATmega16 microcontroller each connected to 8 LEDs. Write a program to control the LEDs in a sequence shown by stepping to lit on the LED sequentially as in the figure by toggling the LED at the same time for both ports (500mS) ending at the last state of the figure and looping back inversely to the start. This s done for 3 times back and forth.arrow_forward
- Write a Verilog code with testbench for 16-bit up/down counter with synchronous reset and synchronous up/down. If up/down is set the counter is up counter and if it is not set, the counter is a down counter submit the module code, testbench code, and the simulation results.arrow_forwardConsider the following primitive flow-table of an asynchronous state machine. a. Are there any redundant states to be removed? b. Give the merged flow-table? Inputs X, X2 Output (Z) 00 01 11 10 1 3 | 1 - 6. 4 3 1 6. 3 1 6 5 Primitive Flow-Table 3.arrow_forwardExplain any two active transducers with neat diagram. I want to write it on the computer in a word file.arrow_forward
arrow_back_ios
SEE MORE QUESTIONS
arrow_forward_ios
Recommended textbooks for you
Database System ConceptsComputer ScienceISBN:9780078022159Author:Abraham Silberschatz Professor, Henry F. Korth, S. SudarshanPublisher:McGraw-Hill Education
Starting Out with Python (4th Edition)Computer ScienceISBN:9780134444321Author:Tony GaddisPublisher:PEARSON
Digital Fundamentals (11th Edition)Computer ScienceISBN:9780132737968Author:Thomas L. FloydPublisher:PEARSON
C How to Program (8th Edition)Computer ScienceISBN:9780133976892Author:Paul J. Deitel, Harvey DeitelPublisher:PEARSON
Database Systems: Design, Implementation, & Manag...Computer ScienceISBN:9781337627900Author:Carlos Coronel, Steven MorrisPublisher:Cengage Learning
Programmable Logic ControllersComputer ScienceISBN:9780073373843Author:Frank D. PetruzellaPublisher:McGraw-Hill Education
Database System Concepts
Computer Science
ISBN:9780078022159
Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:McGraw-Hill Education
Starting Out with Python (4th Edition)
Computer Science
ISBN:9780134444321
Author:Tony Gaddis
Publisher:PEARSON
Digital Fundamentals (11th Edition)
Computer Science
ISBN:9780132737968
Author:Thomas L. Floyd
Publisher:PEARSON
C How to Program (8th Edition)
Computer Science
ISBN:9780133976892
Author:Paul J. Deitel, Harvey Deitel
Publisher:PEARSON
Database Systems: Design, Implementation, & Manag...
Computer Science
ISBN:9781337627900
Author:Carlos Coronel, Steven Morris
Publisher:Cengage Learning
Programmable Logic Controllers
Computer Science
ISBN:9780073373843
Author:Frank D. Petruzella
Publisher:McGraw-Hill Education