Two PCM encoders, PCMI is used to encode a signal which has maximum frequency of 8 kHz and has 150 voltage levels, while PCM2 is used to encode a signal with maximum frequency of 12.8 kHz and 29 voltage levels. Find the bit rate at the output of each encoder. then apply bit multiplexing and find the bit rate at the output of the multiplexer.

Please show on the clock signal how the binary code follows: 0000, 0001, 0010, ...

The output of a sample and hold circuit is a. PWMb. Flat top PAMc. natural PAMd. PCM

Which statement describe a digital signal? a. is a smoothly and continuously varying voltage or current. b. will take on finite set of voltage levels. c. take on all possible values of amplitude. d. can have an infinite number of values in a range

6.q4

2a. Assume a digital to analog conversion system uses a 10-bit integerto represent an analog temperature over a range of -25oF to 125oIf the actual temperature being read was 65.325oF, what would bethe closest possible value that the system could represent?   2b. What is the minimum sampling rate needed in order to successfullycapture frequencies up to 155 KHz in an analog signal?

1. Derive an equation for a 6 to 1 multiplexer. 2. Using the equation in (1), produce a gate network for the multiplexer. Use any gate seen in class.

The information in an analog voltage waveform is to be transmitted over a PCM system with a 10.1% accuracy (full scale). The analog waveform has an absolute bandwidth of 100 Hz and an amplitude range of -10 to +10 V. (a) Determine the minimum sampling rate needed. (b) Determine the number of bits needed in each PCM word. (c) Determine the minimum bit rate required in the PCM signal. (d) Determine the minimum absolute channel bandwidth required for transmission of this PCM signal.

6-24 For a single-tone modulating signal of 5 kHz and a carrier frequency of 600 kHz, list the frequencies appearing in the spectra of the following modulated signals: (a) DSB, (b) conventional AM, (c) SSB-LSB, and (d) SSB-USB.

Write VHDL code for a modulo-13 counter (counting sequence is 010, 110, …. 1210). The counter has the following features: a synchronous Active High Reset a value R can be loaded into the counter, using the signal Ld (Load) The signal Ld is active High Draw the schematic of your counter, showing the inputs and outputs. Show the number of bits for R, Q (output of the counter), Ld.