A simple microprocessor is to have a watchdog timer installed. This timer will interrupt the processor unless it is constantly reset by the processor which it would normally do. This interrupt would happen if the processor went 'off the rails' because of a software problem, a power spike or something like that. A circuit diagram is started below. The timer in the diagram gives a single positivegoing pulse which can be extended by 'retriggering' using the reset line. Some information about the timer and use are given on the diagrams. The interrupt line is shared by other devices and is active when low. In the scheme to be used, the processor will reset the timer (and thus avoid the interrupt) by accessing a specific address, $FFE0, faster than the pulse time of the timer, thus restarting the pulse without an interrupt being generated. Timer: Relationship between reset input and the output: T= pulse time out reset Retrigger holds output pulse high Use of watchdog: out Causes cpu interrupt reset cpu goes off rails and no longer resets timer at intervals Less than

Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
icon
Related questions
Question
A simple microprocessor is to have a watchdog timer installed.
This timer will interrupt the processor unless it is constantly
reset by the processor which it would normally do. This
interrupt would happen if the processor went 'off the rails'
because of a software problem, a power spike or something
like that.
A circuit diagram is started below. The timer in the diagram
gives a single positivegoing pulse which can be extended by
'retriggering' using the reset line. Some information about the
timer and use are given on the diagrams.
The interrupt line is shared by other devices and is active when
low.
In the scheme to be used, the processor will reset the timer
(and thus avoid the interrupt) by accessing a specific address,
$FFE0, faster than the pulse time of the timer, thus restarting
the pulse without an interrupt being generated.
Timer: Relationship between reset input and the output:
T= pulse time
out
reset
-Retrigger holds output pulse
high
Use of watchdog:
out
Causes cpu
interrupt
reset
cpu goes off rails
and no longer
Less
than
resets timer at
intervals
Transcribed Image Text:A simple microprocessor is to have a watchdog timer installed. This timer will interrupt the processor unless it is constantly reset by the processor which it would normally do. This interrupt would happen if the processor went 'off the rails' because of a software problem, a power spike or something like that. A circuit diagram is started below. The timer in the diagram gives a single positivegoing pulse which can be extended by 'retriggering' using the reset line. Some information about the timer and use are given on the diagrams. The interrupt line is shared by other devices and is active when low. In the scheme to be used, the processor will reset the timer (and thus avoid the interrupt) by accessing a specific address, $FFE0, faster than the pulse time of the timer, thus restarting the pulse without an interrupt being generated. Timer: Relationship between reset input and the output: T= pulse time out reset -Retrigger holds output pulse high Use of watchdog: out Causes cpu interrupt reset cpu goes off rails and no longer Less than resets timer at intervals
Expert Solution
steps

Step by step

Solved in 2 steps with 1 images

Blurred answer
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY