a) Design a single-digit decade counter that counts from 0 to 9 and repeats. The single-digit decade counter should be built by a cascaded synchronous binary counter (74LS163) and other basic logic gates. Simulate the complete counter circuit by OrCAD and PSPICE. Capture the circuit schematic and the simulated waveform. (Define the simulation timings for at least one full counting cycle from 0 to 9 and back to 0.) (Hint: Use the DigClock input from the SOURCE as shown below and setup the CLK ONTIME and OFFTIME accordingly for the clock source.)

a) Design a single-digit decade counter that counts from 0 to 9 and repeats. The single-digit decade counter should be built by a cascaded synchronous binary counter (74LS163) and other basic logic gates. Simulate the complete counter circuit by OrCAD and PSPICE. Capture the circuit schematic and the simulated waveform. (Define the simulation timings for at least one full counting cycle from 0 to 9 and back to 0.) (Hint: Use the DigClock input from the SOURCE as shown below and setup the CLK ONTIME and OFFTIME accordingly for the clock source.)

Electric Motor Control

10th Edition

ISBN:9781133702818

Author:Herman

Publisher:Herman

Chapter22: Sequence Control

Section: Chapter Questions

Problem 6SQ: Draw a symbol for a solid-state logic element AND.

See similar textbooks

Similar questions

Draw the schematic of a modulo-6 syncrhonous counter (counting sequence is 010, 110, ...). The counter has the following features: Asynchronous Reset is Active High A value D can be loaded into the counter, using the Load signal, which is Active Low.
A frequency counter is gated on for 10 ms and counts 540 pulses from a periodic input signal . What is the input frequency? a) If the gate time is changed to 100 ms , approximately how many counts would you expect from the same source during the gate time? b) In what way does the change in the gate time affect the resolution?
III) Convert from Hexadecimal to Decimal (a) 1ACED716 (b) C1AC18A.E8B916 IV) Convert Decimal to Hexadecimal (a) 114510 (b) 3176.5410
Draw logic diagram for half adder and full adder circuit using Logisim Software
To reset IC chips in a system at power-on, the chips must be powered on and working already. That is to say that the reset signal needs to be after the power-on time. Assume that you need to generate a reset signal 1 ms after power-on using an RC circuit, what will be roughly the values of the resistor and capacitor?
1. Consider the CRC generator shown below. Determine the output of the CRC circuit (i.e. Q4 Q3 Q2 Q1 Q0, expressed as a decimal number) for the input sequence "1010" (input one bit at a time, left to right). Assume the CRC circuit is initialized to state 11111. D Q0 Q2 Q4 Q1 Q3 Clock - Data In
H.W :- 1) A four logic-signal A,B,C,D are being used to represent a 4-bit binary number with A as the LSB and D as the MSB. The binary inputs are fed to a logic circuit that produces a logic 1 (HIGH) output only when the binary number is greater than 01102-610. Design this circuit. 2) repeat problem 1 for the output will be 0 (LOW) when the binary input is less than 01112-710- Saleem Lateef
Write a gate level verilog code for Multiplexer
The error detector compares the ....to the and .. .. produces an error signal equal to the difference between the two. setpoint/desired output measured output/actual output desired output/measured output Set point/Measured output
Subject name Digital logic design
1What will be the state of a MOD64 counter after 90 input pulses if the starting state=000000?A.100100B.011010C.010110D.011100 2.A MOD 32 counter is holding the count 101112. What will the count be after 31 clock pulses?A.10100B.10010C.10000D.10110
draw the curcuit diagram for 4 channel 4 bit multiplexer implemented using 4 channel 1 bit multiplexer. make sure that i need full circuit to save the final multiplexer in the library.