Upload answer sheets A computer manufacturing company is involved in memory design. They need to develop a proper plan before entering into the production part. The objective is to design a memory based on five partitions of varied sizes. The sizes are as mentioned below: 100 KB, 200 KB, 300KB, 400KB and 500 KB. With these varied partition sizes available, the allocation should be made to four processes of sizes 357KB, 212KB, 426 KB and 468 KB. The three available allocation algorithms called First Fit, Best Fit and Worst Fit, perform the allocation of the processes.

Upload answer sheets A computer manufacturing company is involved in memory design. They need to develop a proper plan before entering into the production part. The objective is to design a memory based on five partitions of varied sizes. The sizes are as mentioned below: 100 KB, 200 KB, 300KB, 400KB and 500 KB. With these varied partition sizes available, the allocation should be made to four processes of sizes 357KB, 212KB, 426 KB and 468 KB. The three available allocation algorithms called First Fit, Best Fit and Worst Fit, perform the allocation of the processes.

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

Make certain that you grasp the distinction between random access memory (RAM) and dynamic random access memory (DRAM) (DRAM).
Make sure you know the difference between random access memory (RAM) and dynamic random access memory (DRAM) before proceeding (DRAM).
Q4 // Design maximum RAM system using the following RAM chips ( the memory chip is enabled only when CS1-0 and CS2 1). Assume that the microprocessor can directly address 1M with a RIW and 16 data pins. Determine the memory map in hex. Size of RAM chip Number of chips 4K x 16 3 8K x 4 8. 2KX8 4,
a) With the aid of a block diagram, discuss several types of memory structures in computer architecture. b) Explain the differences between SRAM and DRAM including its application. Give example of applications for SRAM and DRAM. c) Design a 32K x 8 RAM by using 16K x 8 memory. Show the design connection in detail.
A computer uses RAM chips of 1024 x 1 capacity. (1) How many chips are needed and how should their address lines be connected to provide a memory capacity of 1024 bytes? (ii) How many chips are needed to provide a memory capacity of 16K bytes?
The regions of a 1 MB (Mega Byte) Memory are shown in the diagram below. Each memory register is 1B (Byte). The memory regions are as follows: 256 KB RESERVED, 512KB RAM, 128KB SCREEN, and 1B KEYBOARD. Their arrangement is shown in the diagram below. 0 RESERVED RAM SCREEN KEYBOARD UNUSED 256 KB +4 512 KB 128 KB 1 B
Make sure you understand the difference between random access memory (RAM) and dynamic random access memory (DRAM) (DRAM).
Consider a DRAM chip of capacity 256 KB and each memory location contains 8 bits. The memory chip is organized in matrix form with equal number of rows and column for each memory location of 8 bits. This DRAM chip has a refresh interval of 64 ms, memory bus runs at 200 MHz, and the refresh cycle takes 4 clock cycle. a) Time required to refresh the DRAM chip. b) What is the minimum size of the refresh counter?
D part only
A computer has instructions that each require two bus cycles, one to fetch the instruc- tion and one to fetch the data. Each bus cycle takes 10 nsec and each instruction takes 20 nsec (i.e., the internal processing time is negligible). The computer also has a disk with 2048 512-byte sectors per track. Disk rotation time is 5 msec. To what percent of its normal speed is the computer reduced during a DMA transfer if each 32-bit DMA transfer takes one bus cycle?
Solve B part