The size of a Data Count Register of a IO processor is 16 bit. The processor needs to transfer a file of 15,250 kilo bytes from Disk to main memory. The minimum no. of times the IO processor needs to get the control of the system bus from the processor to transfer the file from the disk to main memory is

The size of a Data Count Register of a IO processor is 16 bit. The processor needs to transfer a file of 15,250 kilo bytes from Disk to main memory. The minimum no. of times the IO processor needs to get the control of the system bus from the processor to transfer the file from the disk to main memory is

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter6: System Integration And Performance

Section: Chapter Questions

Problem 28VE

See similar textbooks

Similar questions

The time it takes to perform the fetch instruction and decode instruction steps is called the execution time. True or false?
On a typical microprocessor, a distinct I/O address is used to refer to the I/O data reg- isters and a distinct address for the control and status registers in an I/O controller for a given device. Such registers are referred to as ports. In the Intel 8088, two I/O in- struction formats are used. In one format, the 8-bit opcode specifies an I/O operation; this is followed by an 8-bit port address. Other I/O opcodes imply that the port ad- dress is in the 16-bit DX register. How many ports can the 8088 address in each I/O addressing mode? .
PCSrc ID/EX EX/MEM Control IF/ID Add Branch MEM/WB Add Shift left 2 RegWrite Instruction Memory Read Address Read Addr 1 Register Read Read Addr Data 1 File Write Addr Data Memory MemtoReg ALUSrc Address Read Data ALU Read Data 2 Write Data Write Data ALU cntrl MemRead Sign Extend 16 32 ALUOP RegDst Figure 3: For EACH of the following registers, indicate how many bits are in the reg- ister, and what control signals are are in the register. he control signals in the diagram are: regWrite, regDest, aluOP, ALUsrc, Branch, MemRead, MemWrite, MemToReg. Register Number of bits Control Signals PC 32 None IF/ID 64* None ID/EX EX/MEM МЕM/WB
Should the CPU-memory bus be synchronous or asynchronous? Is it best-performing? Why that choice?
D-Latch is a simple clocked memory element in which the output is equal to the stored state inside the element. In D-Latch the state is changed whenever the appropriate inputs change and the clock is asserted. A D-Latch has two inputs and two outputs. The inputs are the data value to be stored and a clock signal that indicates when the latch should read the value on the data input and store it. The outputs are simply the value of the internal state and its complement. When the clock input is asserted, the latch is said to be open, and the value of the output becomes the value of the data input. When the clock input is de-asserted, the latch is said to be closed, and the value of the output is whatever value was stored the last time the latch was open. What is the difference between DFF and D-Latch? Can one chip be used for constructing the other? Explain.
For a particular computer architecture, the ISA consists of a total of 70 different operations. The memory is composed of 32 modules, each with a capacity of 16M x 8 bits (here a basic memory storage unit is a byte). a) How many bits are needed for the opcode of an instruction for the ISA? b) How many bits are needed for the address field of such an instruction?
We mentioned that a large volume of data is gathered during system probe traces. To give you some idea of the actual volume of data involved, suppose plans are being made to install a hardware probe that reports the contents of a system’s program counter, instruction register, accumulator, memory address register, and memory buffer register. The system has a clock that runs at 1GHz. During each cycle of the system clock, the status of these five registers is written to nonvolatile memory attached to the probe circuitry. If each register is 64 bits wide, how much storage will the probe require if it is to gather data for 2 seconds?
For computers based On three address instruction fonnats, each adbess field can be used to specify which of the foilowing SI: A memory operand Sh A processor register S3: An implied accumulator tregister
For the hardware interrupts to work, the microprocessor must provide inputs in the form of a non-maskable interrupt (NMI) and an interrupt request (INTR). Can you tell the difference between the two?
A microprocessor has an increment memory direct instruction, which adds 1 to the value in a memory location. The instruction has five stages: fetch opcode(four bus clock cycles),fetch operand address (three cycles), fetch operand (three cycles) add 1 to operand (three cycles), and store operand (three cycles). a. By what amount (in percent) will the duration of the instruction increase if we have to insert two bus wait states in each memory read and memory write operation? b. repeat assuming that the increment operation takes 13 cycles instead of 3 cycles
An instruction is stored at location100 with its address field at location 110. The address field has the value 300. The value at location 200 is 300, at 300 is 400, and at 400 is 500. Draw a memory diagram to describe this data. Evaluate the effective address and the operand, if the addressing mode of the instruction is (i) Direct (ii) Indirect, and (iii) Immediate. explain in detail.
8. The 8086 LOOP instruction decrements register for a 0 to decide if a jump occurs 9. The last executable instruction in a procedure must be 10.A bus cycle is equal to clocking. periods. 11. If AO is a logic 0, then the memory bank is selected. - 12.the 8086 processor is partitioned into two logical units------------ and and tests it