IPEN is set (IPEN = 1). Choose the correct statement(s) from the following list: O The INTO external interrupt is always a high-priority interrupt. High-priority ISRS cannot use retfie 1 to correctly restore the values of the WREG, STATUS and BSR registers. Save and restoration of these registers must be done through dedicated registers declared in software. WREG, STATUS and BSR registers are saved to the corresponding built-in shadow registers regardless of whether a high-priority or a low-priority interrupt is triggered. When a high-priority ISR interrupts a low-priority ISR, the return address to the low priority ISR cannot be stored due the limited space in the hardware stack. For this reason, once the high-priority ISR completes, PC will be immediately redirected to the main program. O retfie re-enables GIE and loads the content of TOS to PC. O Low-priority ISRS cannot use retfie 1 to correctly restore the values of the WREG, STATUS and BSR registers. Save and restoration of these registers must be done through dedicated registers declared in software. O Timer 0 interrupt is always a high-priority interrupt. WREG, STATUS and BSR registers must be saved and restored regardless of whether a high-priority or a low- priority interrupt is triggered.

Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
icon
Related questions
Question
IPEN is set (IPEN = 1). Choose the correct statement(s) from the following list:
%3D
O The INTO external interrupt is always a high-priority interrupt.
O High-priority ISRS cannot use retfie 1 to correctly restore the values of the WREG, STATUS and BSR registers.
Save and restoration of these registers must be done through dedicated registers declared in software.
O WREG, STATUS and BSR registers are saved to the corresponding built-in shadow registers regardless of
whether a high-priority or a low-priority interrupt is triggered.
O When a high-priority ISR interrupts a low-priority ISR, the return address to the low priority ISR cannot be
stored due the limited space in the hardware stack. For this reason, once the high-priority ISR completes, PC
will be immediately redirected to the main program.
O retfie re-enables GIE and loads the content of TOS to PC.
O Low-priority ISRS cannot use retfie 1 to correctly restore the values of the WREG, STATUS and BSR registers.
Save and restoration of these registers must be done through dedicated registers declared in software.
Timer 0 interrupt is always a high-priority interrupt.
O WREG, STATUS and BSR registers must be saved and restored regardless of whether a high-priority or a low-
priority interrupt is triggered.
Transcribed Image Text:IPEN is set (IPEN = 1). Choose the correct statement(s) from the following list: %3D O The INTO external interrupt is always a high-priority interrupt. O High-priority ISRS cannot use retfie 1 to correctly restore the values of the WREG, STATUS and BSR registers. Save and restoration of these registers must be done through dedicated registers declared in software. O WREG, STATUS and BSR registers are saved to the corresponding built-in shadow registers regardless of whether a high-priority or a low-priority interrupt is triggered. O When a high-priority ISR interrupts a low-priority ISR, the return address to the low priority ISR cannot be stored due the limited space in the hardware stack. For this reason, once the high-priority ISR completes, PC will be immediately redirected to the main program. O retfie re-enables GIE and loads the content of TOS to PC. O Low-priority ISRS cannot use retfie 1 to correctly restore the values of the WREG, STATUS and BSR registers. Save and restoration of these registers must be done through dedicated registers declared in software. Timer 0 interrupt is always a high-priority interrupt. O WREG, STATUS and BSR registers must be saved and restored regardless of whether a high-priority or a low- priority interrupt is triggered.
Expert Solution
steps

Step by step

Solved in 3 steps

Blurred answer
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY