b) The current sink shown in figure Q4b provides the amplifier with improved common mode rejection ratio (CMRR) i) ii) What is CMRR ? Describe how the circuit works to maintain a constant current, IT. If a 5.6V zener was used, evaluate the value of RE required to maintain a constant current, IT, of 200µA via a transistor whose current gain is 100. iii)

b) The current sink shown in figure Q4b provides the amplifier with improved common mode rejection ratio (CMRR) i) ii) What is CMRR ? Describe how the circuit works to maintain a constant current, IT. If a 5.6V zener was used, evaluate the value of RE required to maintain a constant current, IT, of 200µA via a transistor whose current gain is 100. iii)

Introductory Circuit Analysis (13th Edition)

13th Edition

ISBN:9780133923605

Author:Robert L. Boylestad

Publisher:Robert L. Boylestad

Chapter1: Introduction

Section: Chapter Questions

Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...

See similar textbooks

Similar questions

The DC Current Gain of a Transistor is Select one: a. Ratio of Collector Current to Base Current b. Ratio of Base Current to Collector Current c. Ratio of Emitter Current to Collector Current d. Ratio of Base Current to Emitter Current
The small-signal model is said to be valid for voltage variations of about 5 mV. To what percentage current change does this correspond? (Consider both positive and negative signals.) What is the maximum allowable voltage signal (positive or negative) if the current change is to be limited to 10%?
For the MOSFET shown in Figure Q2d, VGs (off) = -6V, IDss = 10.5 mA and Vps = 11V. Determine, d) i) What is the type of MOSFET and the amplifier configuration? ii) What is the value of the drain resistance, Rp? 15V VDD RD Q1 LRG 9MO Figure Q2d
........ (Figure-1) R. RB= 380kN,Rc= 1kN B = 100, VBB = Vcc=12V RB ww Vec CC ......... I, V CE СЕ V ВЕ BB Q-1-b) Describe briefly the input / output characteristics and application of Common Emitter BJT Configuration
A cascode circuit is shown in Figure 4 below: v+ Rp R1 CG M2 R2 Cc M1 R3 Rs Cs V- Figure 4 The transistor parameters are Kn1 = Kn2 = 0.8 mA/V² and VTNI = VTN2= 1.2 V. The cascode circuit operates at Ip = 0.4 mA in each transistor. (a) Draw the AC equivalent circuit for the cascode circuit shown in Figure 4 above. (b) Draw the small-signal equivalent circuit for the cascode circuit shown in Figure 4 above. (c) Design the cascode circuit with a voltage gain (Av) of -5.0. wwo s
Consider the circuit in Figure 2. The transistor has a parameter B that varies between 50 and 200. You want to know the operation of the circuit and the electrical variables at the end points. Calculate the following for B= 50 and B= 200. a) IE, VE and VB (Analysis in DC). b) The input resistance R." (Small signal analysis). c) The voltage gain VO/Vsing (Small signal analy). This 10 ΚΩ www o Rin 100 ΚΩ +3V +1₁ HH 1 ΚΩ 1₁ 1 ΚΩ
Figure Q4(a) shows a class A power amplifier circuiti Calculate ??(?at), VCE(?ut−?ff),ICQ and ?CEQ if ?DC = 110 and ?BE =0.7 ?, Based on the answer in (i), illustrate the DC load line and mark theQ-point.Calculate the power efficiency for the circuit in Figure
Draw, Illustrate and label your schematic diagram before solving the problem. 3) Given an Emitter-Stabilize Biased transistor circuit with beta DC is 250,Base resistor is 150 ohms, collector resistor is 1.5k ohms ,emitter resistor is 500 ohms ,emitter voltage supply is -5v and Voltage at common collector is +28V,Voltage at Base-emitter junction is 0.7v,. Determine Base current, Collector current and Voltage at collector-emitter junction.
VR2 (t) voltage will be calculated by analyzing the circuit in Figure 2 with a non-linear element using the Small Signal Analysis method. For this purposea) Find the operating point VkQ, IkQ voltage and current values of the nonlinear element.b) Linearize the non-linear element at the operating point.c) Find the voltage VR2 (t) by calculating the effect of the variable source using the linear model.
4. A Darlington transistor is essentially an array of two transistors connected as shown below. Assume both transistors follow our simple model with a current gain of B=100. Determine the maximum value of R2 that will just saturate the transistors, and pass full current through the load resistance R1. v2 V2 R2 PULSE (0 5 0) Q2 NPN R1 10 Q1 NPN V1 24
circuits by using the small signal models of the transistor. Assume the Early voltage of the transistors are infinitely large. Calculate the small-signal input and output impedances of the following Vcc R1 R1 Rout VB RE Rin R2
2 a) i) Draw typical output characteristics of a common emitter npn transistor and clearly identify the active, saturation, and cut off regions on your drawing. ii) Explain how you can find the common emitter de current gain, B, and the common emitter ac current gain, hre, from the common emitter output characteristics of an npn transistor. You need to draw typical output characteristics in scales and provide numerical calculations to support your explanation.