Assume a 5-stage pipelined CPU (IF – ID – MU– EX – WR) requires following time for different sections: Pipeline stages ----Required time Fetch Unit ---15 ns Decode Unit ---10 ns Memory Unit---- 20 ns Execution Unit---- 8 ns Write back Unit ----15 ns The maximum delay required to transfer contents from one state to another is 2ns. a) Show the time steps of pipelining stages for the first 10 instructions of a program. Assume that Instruction-4 is a conditional loop instruction. If the condition is TRUE, CPU runs instructions: 7 - 9 twice. Please note that a single-port RAM is used with the system, such that CPU read only one data from RAM or save only one data to RAM at a time. Calculate the execution time for the first 10 instructions of a program as well. Assume the condition is evaluated TRUE.

Assume a 5-stage pipelined CPU (IF – ID – MU– EX – WR) requires following time for different
sections:

Pipeline stages ----Required time

Fetch Unit ---15 ns
Decode Unit ---10 ns
Memory Unit---- 20 ns
Execution Unit---- 8 ns
Write back Unit ----15 ns

The maximum delay required to transfer contents from one state to another is 2ns.
a) Show the time steps of pipelining stages for the first 10 instructions of a program. Assume that
Instruction-4 is a conditional loop instruction. If the condition is TRUE, CPU runs instructions:
7 - 9 twice. Please note that a single-port RAM is used with the system, such that CPU read
only one data from RAM or save only one data to RAM at a time. Calculate the execution time
for the first 10 instructions of a program as well. Assume the condition is evaluated TRUE.