Q54Subject name : compuer architecture please answer ASAP 4 Consider an XYZ microprocessor with 16 Kbyte L1 cache. The miss rate for this cache is 36and the hit time is 2 cc. That microprocessor also has an 8 Mbyte, on-chip L2 cache. 95% ofthe time, data request to L2 cache are found and its hit time is 14 cc. If data is not found inL2 cache, a request is made to a 4Gbyte main memory. The miss penalty at main memory is1000cc and its hit time is 1.5cc. On average, the memory access time for the main memoryis 3.5cc.(a)Explain what is the cache memory and its' purpose.(b)Calculate the percentage of data found in main memory (hit rate).ParameterMemory TypeL1 cache16KbyteL2 cache8MbyteMain Memory4GBMiss rateHit timeHit rateHit timeMiss penaltyAMATHit timeValue3%2cc95%14cc1000cc3.5 cc1.5 ccCalculate the average memory access time for this system.

a) Cache memory is a type of fast memory that is built into the microprocessor or located close to…

4 Consider an XYZ microprocessor with 16 Kbyte L1 cache. The miss rate for this cache is 36 and the hit time is 2 cc. That microprocessor also has an 8 Mbyte, on-chip L2 cache. 95% of the time, data request to L2 cache are found and its hit time is 14 cc. If data is not found in L2 cache, a request is made to a 4Gbyte main memory. The miss penalty at main memory is 1000cc and its hit time is 1.5ce. On average, the memory access time for the main memory is 3.5cc. Explain what is the cache memory and its Calculate the percentage of data found in main memory (hit rate). Memory Type Parameter L1 cache 16Kbyte L2 cache purpose. 8Mbyte Main Memory 4GB Miss rate Hit time Hit rate Hit time Miss penalty AMAT Hit time Value 3% 2cc 95% 14cc 1000cc 3.5 cc 1.5 cc Calculate the average memory access time for this system.

4 Consider an XYZ microprocessor with 16 Kbyte L1 cache. The miss rate for this cache is 36 and the hit time is 2 cc. That microprocessor also has an 8 Mbyte, on-chip L2 cache. 95% of the time, data request to L2 cache are found and its hit time is 14 cc. If data is not found in L2 cache, a request is made to a 4Gbyte main memory. The miss penalty at main memory is 1000cc and its hit time is 1.5ce. On average, the memory access time for the main memory is 3.5cc. Explain what is the cache memory and its Calculate the percentage of data found in main memory (hit rate). Memory Type Parameter L1 cache 16Kbyte L2 cache purpose. 8Mbyte Main Memory 4GB Miss rate Hit time Hit rate Hit time Miss penalty AMAT Hit time Value 3% 2cc 95% 14cc 1000cc 3.5 cc 1.5 cc Calculate the average memory access time for this system.

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Similar questions

If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the fetch cycle is 40% of the processor cycle time, what memory access speed is required to implement load operations with zero wait states and load operations with two wait states?
On the Motorola 68020 microprocessor, a cache access takes two clock cycles. Data access from main memory over the bus to the processor takes three clock cycles in the case of no wait state insertion; the data are delivered to the processor in parallel with delivery to the cache. a. Calculate the effective length of a memory cycle given a hit ratio of 0.9 and a clocking rate of 16.67 MHz. b. Repeat the calculations assuming insertion of two wait states of one cycle each per memory cycle. What conclusion can you draw from the results?
A cache memory has a line size of eight 64-bit words and a capacity of 4K words. The main memory size that is cacheable is 1024 Mbits. Assuming 4-way set associative mapping and that the addressing is done at the byte level. What is the format of the main memory addresses (i.e s-d, d, and w)? For the hexadecimal main memory location 2BFACEDH, find the corresponding 4-way set-associative memory format
A 32-bit computer has a memory of 256 KB and a cache line size of 64 bytes. The memory cache access time is 5ns. This cache is 4-way associative and use LRU as a replacement algorithm. a) What is the number of lines and sets of this memory cache? b) What is the block size transferred between the cache memory and the main memory? c) If the time to transfer a line to cache memory is 200 ns, what is the hit ratio needed to obtain an average access time of 20 ns?
A CPU has 32-bit memory address and a 256 KB cache memory. The cache is organized as a 4-way set associative cache with cache block size of 16 bytes. a. What is the number of sets in the cache? b. What is the size (in bits) of the tag field per cache block? c. What is the number and size of comparators required for tag matching? d. How many address bits are required to find the byte offset within a cache block? e. What is the total amount of extra memory (in bytes) required for the tag bits?
3. A 4-way set-associative cache memory unit with a capacity of 16KB is buil: using a block size of 8 words. The wond length is 32 bits. The size of the physical address space is 4 GB. The number of bits for the TAG field is
The memory access time is I nanosecond for read operation with a hit in cache. * nanoseconds for a read operation with a miss in cache, 2 nanoseconds for a write operation with a hit in cache and 10 anoseconds for a write operation with a miss in cache. Execution of a sequence of instructions involves 100 instruction fetch operations, 60 memory operand read operations and 40 memory operand write operations. The cache hit-ratio is 0.9. The average memory access time (in nanoseconds) in executing the sequence of instructions is
Suppose a byte-addressable computer using set associative cache has 2^24 bytes of main memory and a cache size of 64K bytes, and each cache block contains 32 bytes. a) If this cache is 2-way set associative, what is the format of a memory address as seen by the cache, that is, what are the sizes of the tag, set, and offset fields? b) If this cache is 4-way set associative, what is the format of a memory address as seen by the cache?
Suppose a byte-addressable computer using set associative cache has 8M byes of main memory and a cache of 128 blocks, where each cache block contains 64 bytes. a) If this cache is 4-way set associative, what is the format of a memory address as seen by the cache, that is, what are the sizes of the tag, set, and offset fields? b) If this cache is 16-way set associative, what is the format of a memory address as seen by the cache
In a Direct Mapped Cache Memory Physical Address format the Cache line offset field size and word offset field size are same (with word size of one Byte). The number of tag bits in the Physical Address format is equal to the number of blocks in Cache Memory. If the Tag field Size is Mega words. 16 bits, the size of the physical Memory is
Q.A direct-mapped cache consists of 8 blocks. Byte-addressable main memory contains 4K blocks of 8 bytes each. Access time for the cache is 22ns, and the time required to fill a cache slot from main memory is 300ns. (This time allows us to determine that the block is missing and bring it into cache.) Assume that a request is always started in parallel to both cache and to main memory (so if it is not found in cache, we do not have to add this cache search time to the memory access). If a block is missing from cache, the entire block is brought into the cache and the access is restarted. Initially, the cache is empty.Q.) Compute the hit ratio for a program that loops four times from addresses 0x0 to 0x43 in memory.
Q.A direct-mapped cache consists of 8 blocks. Byte-addressable main memory contains 4K blocks of 8 bytes each. Access time for the cache is 22ns, and the time required to fill a cache slot from main memory is 300ns. (This time allows us to determine that the block is missing and bring it into cache.) Assume that a request is always started in parallel to both cache and to main memory (so if it is not found in cache, we do not have to add this cache search time to the memory access). If a block is missing from cache, the entire block is brought into the cache and the access is restarted. Initially, the cache is empty.Q.) Show the main memory address format, which allows us to map addresses from main memory to cache. Be sure to include the fields as well as their sizes.