4- Assume the following input level of parallel full adderA4 A3 A2 A1 Ao = 10010 , B4 B3 B2 B1 Bo =11100 Co 0What is the logic level at the output of FA2 and FA4?B) 1 and 05- Express the decimal number (- 212) in the sign-magnitude formsB) 011010100A) 0 and 0C) 1 and 1D) Not all aboveA) 111010100C) 11010100D) Not all above.6- (r" - N) to findA) Third complements.7- Which gate produce 1 out puts when the all inputs are same.A) ORB) Second complements.C) First complements.D) Not all above.B) ANDC) EX-ORD) EX-NORE) Not all above9 A half adder can be constructed from: -A) Tow XNOR gates only.C) One XOR and one AND gate with their outputs connected in parallel.B) One XOR and one AND gate with their inputs connected in parallel.D) Not all above.10-What is the weight of the MSB of a 16-bit number?A) (32768)10B) (65536)10C) (1)10D) (2)10E) None of above

Answered: Image /qna-images/answer/da1e0d8d-ffa6-44c1-a4c6-934a934447c5.jpg

4- Assume the following input level of parallel full adder A4 A3 A2 A1 Ao = 10010 , B4 B3 B2 BỊ Bo = 11100 Co 0 What is the logic level at the output of FA2 and FA4? B) 1 and 0 5- Express the decimal number (- 212) in the sign-magnitude forms B) 011010100 A) 0 and 0 C) 1 and 1 D) Not all above A) 111010100 C) 11010100 D) Not all above. 6- (r" - N) to find A) Third complements. B) Second complements. C) First complements. D) Not all above. 7. Which gate produce 1 out puts when the all innuts ore some

4- Assume the following input level of parallel full adder A4 A3 A2 A1 Ao = 10010 , B4 B3 B2 BỊ Bo = 11100 Co 0 What is the logic level at the output of FA2 and FA4? B) 1 and 0 5- Express the decimal number (- 212) in the sign-magnitude forms B) 011010100 A) 0 and 0 C) 1 and 1 D) Not all above A) 111010100 C) 11010100 D) Not all above. 6- (r" - N) to find A) Third complements. B) Second complements. C) First complements. D) Not all above. 7. Which gate produce 1 out puts when the all innuts ore some

Electric Motor Control

10th Edition

ISBN:9781133702818

Author:Herman

Publisher:Herman

Chapter22: Sequence Control

Section: Chapter Questions

Problem 6SQ: Draw a symbol for a solid-state logic element AND.

See similar textbooks

Similar questions

(c) Figure Q3(c)(i) shows a register and Figure Q3(c)(ii) shows the input waveforms (CLOCK and Data in) to the circuit. A1 A9 A10 A2 Function generator A3 A11 A12 AS A13 A6 A14 A7 A15 Data in Bop.7) ip.r 82p.7) Logic analyser U1 U2 U3 U4 UO 6. 1. 6 1 6 INVERTER 3 CLK 3 CLK oCLK CLK 5 K K 5 K K 4027 Clock Function generator Figure Q3(c)(i) (i) Determine the type of register as shown in Figure Q3(c)(i).
Design a code converter that converts a decimal digit from BCD to excess-3 code, the input variables are organized as (A BC D) respectively with A is the MSB, the output variables are organized as (W XY Z) respectively with W is the MSB, put the invalid decimal numbers as don't care. X= BCD'+B'D+B'C X= BC'D'+B'D+BC X= BC'D'+B'D+B'C X= BC'D'+BD+B'C
Question1: Read the following table, and design a logic circuit that can convert the binary code from 2421 to Excess-3. Four Different Binary Codes for the Decimal Digits Decimal ВCD 8421 Digit 2421 Excess-3 8, 4, –2, –1 0000 0000 0011 0000 1 0001 0001 0100 0111 0010 0010 0101 0110 3 0011 0011 0110 0101 4 0100 0100 0111 0100 5 0101 1011 1000 1011 0110 1100 1001 1010 7 0111 1101 1010 1001 8 1000 1110 1011 1000 1001 1111 1100 1111 1010 0101 0000 0001 Unused 1011 0110 0001 0010 bit 1100 0111 0010 0011 combi- 1101 1000 1101 1100 nations 1110 1001 1110 1101 1111 1010 1111 1110
USE DIGITAL LOGIC AND DESIGN Part 1: In Figure_4; we have 4-bit Comparator using 2-bit Comparators block. You have to satisfy given condition by applying all data on figure 4. At the end, given condition should produce HIGH output and other two should be LOW. A3 A2 A1 A0 = 1101 and B3 B2 B1 B0 = 1110 Figure_4 Part 2: The serial data-input waveform (Data in) and data-select inputs (S0 and S1) are shown in Figure_5. Determine the data-output waveforms from D0 through D3. Figure_5 Part 3: Decoder can be useful when we have to decode some specific numbers from their equivalent code. Figure 6 has a concept of 3 to 8 line decoder from which you have to generate output waveform from D0 to D7 with proper relationship to input. Figure_6 Part 4: The data-input and…
Perform floating point binary addition to the following: A: 1 10000011 10110111010000000000000 B: 0 10000000 10010011000100101000000 The result of A+B must be in be in 32-bit floating point. You can also check the answer in decimal.
Consider the following registers - AX contains 1122h, BX contains 3344h, CX contains 5566h and DX contains 7788h. ( You don't need to write code for this part) Write code to consolidate these value to two 32-bit registers - EAX and ECX. After executing your code, EAX should contain 11223344h and ECX should contain 77885566h. You are NOT allowed to mov any immediate values to the registers. h. Add a File Record Audio Listen
H.W :- 1) A four logic-signal A,B,C,D are being used to represent a 4-bit binary number with A as the LSB and D as the MSB. The binary inputs are fed to a logic circuit that produces a logic 1 (HIGH) output only when the binary number is greater than 01102-610. Design this circuit. 2) repeat problem 1 for the output will be 0 (LOW) when the binary input is less than 01112-710- Saleem Lateef
mybmsajmanac ERSITY Design My courses Logic Design General Qua 2 LD/DLD on Tue. 7/12/21-Dr. Zidan The correct state sequence of the cirtut with initial state Qo1, 01 and Q0 D. Q D, a. LSB MSB Clock Select one O a1, 2, 5.3, 7,6,4 O b.1,6, 5,7, 2.3,4 O C1,2.7,3, 5,6, 4 O d 1,3,4, 6, 7,3.2
Logic circuit Design combinational logic circuit that takes 7 bit numbers and an input and output will be the reverse of this bits from right to left to the first one including one and remaining of the bits will be the same example input 0011000 output 0010111 Can you draw it’s logic circuit in detail not theory answer and if we can solve this question multiplexer
What will be the final value of DI after executing the following piece of code? Execute the instructions dependently one after another. CLD MOU CX,OFOH MOU AX,05678H MOU DI,01000H MOU ES, DI SUB DI, DI REPNZ SCASB -R AX-0000 DS-073F 073F:0100 0000 D 1000:0 F 1000:0000 92 00 14 12 54 56 44 78-AD 56 78 FO 00 00 00 00 BX-0000 CX-0000 DX-0000 SP-00FD ES-1000 SS%3073F CS=073F BP-0000 SI=0000 DI=0000 IP-0100 NU UP EI PL NZ NA PO NC ADD IBX SI1,AL DS:0000 CD TUDX.Ux..... .... Notes: 1- Use the DEBUG window to answer this question (values shown are prior to execution and in hexadecimal 2- Write down the final value of DI as four hexadecimal digits without any additional characters.
Q1. Convert following numbers in given radix system: a. (697)10 into Octal and Hexa decimal b. (2D9)16 into Decimal and Octal Q2. Using two's complement representation, solve: a. 101110001 – 1111111001 b. 1010101010 – 1010010101 Q3. Perform following arithmetic operations: a. (6767)10 + (3592)10 using BCD b. (C7C)16 - (B0E)16 using 16's complement Q4. A code 1011011 needs to be sent to the receiver. Using, hamming code find out the code- word and the mechanism to check the corrected data when error occurred at 4th bit. (Assumptions: Right to Left with Odd Parity) Q5. (a) Convert the following logic gate circuit into a Boolean expression, writing Boolean sub-expressions next to each gate output in the diagram: A (b) Realise Ex-OR gate using universal gate? Q6. Implement and simplify f (A, B, C, D) = E(1,3,5,8,9,11,13,15) using K-map?
Design a code converter that converts a decimal digit from BCD to excess-3 code, the input variables are organized as (A B C D) respectively with A is the MSB, the output variables are organized as (W XY Z) respectively with W is the MSB, put the invalid decimal numbers as don't care. W=A+BD+BC' W=A+BD+BC, W=A'+BD+BC W= BC'D'+B'D+B'C