1. For the circuit of Figure 12–1, if ß = 200, then Iç is approxi- mately (a) 2.2 mA 2. In the circuit of Figure 12-1, if B of the transistor increases, then %3D (b) 3.9 mA (c) 4.8 mA (d) 14.3 mA (a) Iz decreases (d) all of the above 3. The collector saturation current for the circuit of Figure 12-1 is approximately (a) 4 mA 4. At cutoff, the collector-to-emitter voltage for the circuit of Fig- ure 12-1 is (a) 5 V (b) Iç increases (c) VCe increases (b) 6 mA (c) 10 mA (d) 15 mA (b) 7.5 V (c) 10 V (d) 15 V

1. For the circuit of Figure 12–1, if ß = 200, then Iç is approxi- mately (a) 2.2 mA 2. In the circuit of Figure 12-1, if B of the transistor increases, then %3D (b) 3.9 mA (c) 4.8 mA (d) 14.3 mA (a) Iz decreases (d) all of the above 3. The collector saturation current for the circuit of Figure 12-1 is approximately (a) 4 mA 4. At cutoff, the collector-to-emitter voltage for the circuit of Fig- ure 12-1 is (a) 5 V (b) Iç increases (c) VCe increases (b) 6 mA (c) 10 mA (d) 15 mA (b) 7.5 V (c) 10 V (d) 15 V

Introductory Circuit Analysis (13th Edition)

13th Edition

ISBN:9780133923605

Author:Robert L. Boylestad

Publisher:Robert L. Boylestad

Chapter1: Introduction

Section: Chapter Questions

Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...

See similar textbooks

Similar questions

For the circuit given in figure below draw the collector characteristic curves for Ip= 50, 150 and 250 micro amperes on the same graph Re 220 A - Vec 10 V R 10 k Boc= 200 OV-5 V
The term "Bipolar" in Bipolar Junction Transistor (BJT) refers to 5 Ja) Two junctions c) Two polarity carriers (electrons & holes) b) Two Diodes d) Two resistances negative of dinda b' nositivo
a2/a.Design Circint as the following pescripton: A- the positive Cyycle of the vout signal is 3.2 and Negate cycle is 4-3 (Note: we must used preetical Diodes and vin is tov) 1B- the positive cycleg of vout is 5-3 and Negative cycle is (5. 4) [note: consider tovavd we must used Cupaetor with praetical Drade) Vin اضف ملف
Design a bias circuit for NPN silicon transistor having a nominal B-100 to be used in voltage divider circuit with Q-point of Ic 10 mA and VCE= 10 V. Use standard valued 5% resistors and draw a schematic %3D diagram of your design
A fixed bias n-channel JFET with Vdd= 12V, Rd= 1.2k ohms. Idss=12mA and Vp=-4V. Determine Vs. a.0 V b.None of these c.4.35V d.6.7V
specified Pinch- off Voltage of =0, what is Vos at the 91 A JFET has a 5 V. when Vos Point where the drain current become Constant?
For the circuit shown below, the maximum input voltage (Vin max) fin V to turn all the zener diodes in the on state and not to exceed the maximum power rating (PZM) is. 2k lk V2=3v PZM=27mW vz=3V PZM=21mW Vout UTA vz=5V PZH=30mW S1 0 30 O 17 32 021 O 18
G2/0.Desgn Circint as the fallowing peseriptom: A- the positive Cycle of the vout signal is 3.2 and Negatne cycle is 4-3 (Note: we must used preetical Diodes and vin is tov) B- the positive cycles of vout is 5:3 and Negative cycle is (5. 4) [note:consider tovavd we must used Capaetor with praetical Diade) Vin =
9. The three terminals of an SCR are a. E,B,C b. A,K c. A,K,G d. MT1,MT,G 10. When an SCR is turned on, the anode to cathode voltage is approximately a. 6 V b. 0.7 V c. 0 V d. none of these
The Pinch off voltage for N-Channel JFET is -3V, maximum saturated drain current 8mA and the value of VGS is -1.5 V. Calculate drain current, a. 4 mA b. 2.5 mA c. 2 mA d. 18 mA
Solve the collector-emitter voltage (VCE) of Figure 612. VCC T8V Beta 110 R2 ww 3.9kQ Figure 612 -0.86V 0.7V Ⓒ -0.7V O 1.48V R1 3.3kQ VEE -12V
What is the collector current for a C-E configurationwith a beta of 100 and a base current  of 30 uA?A. 30 A  B. 0.3 A  C. 3mA  D. 3MA