1) What is the difference between the status and control flags? What are the status flags for the AEH+37H operation? 2) What is the aim of segmentation as well as physical address generation? Explain with a drawing and a numerical example? 3) What is the amount of the memory in each of the following cases? • All segments are • Overall memory is 4) Given the ES=3050H, SS=1298H, and CS-ABC3H, find the physical address for a) SP=2583H, b) DI=3399H, and c) IP=18F7H.

1) What is the difference between the status and control flags? What are the status flags for the AEH+37H operation? 2) What is the aim of segmentation as well as physical address generation? Explain with a drawing and a numerical example? 3) What is the amount of the memory in each of the following cases? • All segments are • Overall memory is 4) Given the ES=3050H, SS=1298H, and CS-ABC3H, find the physical address for a) SP=2583H, b) DI=3399H, and c) IP=18F7H.

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter11: Operating Systems

Section: Chapter Questions

Problem 30VE

See similar textbooks

Similar questions

If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the fetch cycle is 40% of the processor cycle time, what memory access speed is required to implement load operations with zero wait states and load operations with two wait states?
1) Compare between the status and control flags? Explain the status flags for the operation AEH+37H ? 2) What are the purposes of both segmentation and physical address generation? Explain with draw and numerical example? 3) What is the size of the memory for each case below? • Each segment is • All segments are Overall memory is ..... 4) Given the ES=3050H, SS=1298H, CS=ABC3H determine the physical address for a) SP=2583H b) DI=3399H c) IP=18F7H
For a computer with 56-bit physical addresses and a 8-way set associative cache of 64 KB where each cache line has the capacity of holding 32 words. Assume the word size is 3 and the architecture is byte-addressable. Answer the questions below: a.How many bits are needed for tag, index, word offset, and byte offs. Show your derivations and assumptions. b.What are the start and end physical addresses, in hex as discussed in class, for cache line 300? Cache line count starts from 0. c.What is the total size, in KB, of this cache? d.What is the tag value, in hex, of address 0xABCDEF98765432?
Let's pretend for a moment that we have a byte-addressable computer with 16-bit main memory addresses and 32-bit cache memory blocks, and that it employs two-way set associative mapping. Knowing that each block has eight bytes, please calculate the size of the offset field and provide evidence of your calculations.
Suppose a computer using direct mapped cache has 224 bytes of byte- addressable main memory and a cache size of 64K bytes, and each cache block contains 32 bytes. (Note: 64K = 26 * 210) a) How many blocks of main memory are there? b) What is the format of a memory address as seen by cache, i.e., what are the sizes of the tag, block, and offset fields?
In a system where a single-level page table is maintained and no other support mechanism exists, exactly two memory accesses will be required to complete the process of adding a constant number to a value in a register of the CPU. (a) True (b)False
Computer Science Problem 3. It should be obvious why the block offset bits are the least-significant bits of the address. But why are the set index bits in the middle of the address? Why not use the most significant bits for the set index, and have the tag be the middle part of the address?
Carefully read each sentence in this question. You may agree/disagree with each sentence (consider each sentence separately) if you have a good justification for doing so (not in more than 2 lines for each sentence). “A daisy chaining technique could result in starvation.” “The received data is saved in contiguous memory regions in DMA transfer.” “The most difficult method of device identification is multiple interrupt lines.” “An interrupt request takes longer for the CPU to handle than a DMA request.” “The architecture of InfiniBand operation is layered.”
It is the presumption of a tag bit architecture that adjacent memory addresses hold distinct varieties of data, such as a line of code, a piece of data, another line of code, two separate pieces of data, and so on. The vast majority of systems do not appear in that fashion at all. How may tag bits be used appropriately when programs follow the more conventional format for the grouping of code and details?
I have this problem from my textbook that I do not understand, despite re-reading the section on segmentation and paging. "The IBM system/370 architecture uses a two-level memory structure and refers to the two levels as segments and pages, although the segmentation approach lacks many of the features described in Chapter 8. For the basic 370 architecture, the page size may be either 2 KB or 4 KB, and the segment size is fixed at either 64 KB or 1 MB. For the 370/XA and 370/ESA architectures, the page size is 4 KB and the segment size is 1 MB. What advantages of segmentation does this scheme lack? What is the benefit of segmentation for the 370?"Can you help me undertand what they are looking for in this explanation?
A computer employs RAM chips of 512 x 16 and ROM chips of 1024 x 8. The computer system needs 4K bytes of RAM and 2K bytes of ROM along with interface unit of 128 registers each. A memory mapped I/O configuration is used. The two higher order bits are assigned for RAM, ROM and interface as 00, 01 and 10 respectively. •a. Compute total number of decoders are needed for the above system? •b. Design a memory-address map for the above system •C. Show the chip layout for the above design
Assume a 32-bit address system that uses a paged virtual memory, with a page size of 2 KB, and a PTE (Page Table Entry) size of 1 B. Answer the following questions, assuming a virtual address 0x00030f40 a. What is the virtual page number (VPN) and the offset in binary for the given virtual address? b. How many virtual pages are there in the system?