01. A block-set associative cache ryסnסרתה consists of 128 blocks divided into four block sets The main memory consists of 16.384 blocks and each block contains 256 eight bit words. (i) How many bits required for are addressing the main memory? (ii) How many bits are needed to represent the TAG, SET and WORD fields?

01. A block-set associative cache ryסnסרתה consists of 128 blocks divided into four block sets The main memory consists of 16.384 blocks and each block contains 256 eight bit words. (i) How many bits required for are addressing the main memory? (ii) How many bits are needed to represent the TAG, SET and WORD fields?

Name: 01. Ablock-setassociativecachememoryconsists of128 blocks divided int
Uploaded: 2024-03-20T06:51:23.000Z
Channel: Bartleby
Description: 01. Ablock-setassociativecachememoryconsists of128 blocks divided intO four blocksets. The main memory consists of 16.384blocks and each block contains 256 eight bitwords.(i) Howmanybitsrequiredforareaddressing the main memory?(ii) How many bits are

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

You are given a main memory of 64Mbytes with each byte addressable and asked to design a cache memory using direct mapping. The main memory is organized as blocks of 8bytes. The cache memory must have a size of 512Kbytes. What should be the size of the tag in bits?
Q1 Calculate the total number of lines of "direct mapping" cache, If a main memory is 1G words divided into 128 Blocks, and the number of words in a memory block is 32 words.
With drawing Design a machine with a byte addressable main memory of 2¹6 bytes and block size of 8 byte. Assume that an associative mapping cache memory consisting of 32 lines is used with this machin. a- Show the format of cache memory addresser. b- Find tag, and word for the address (0001 0001 0001 1011) using an associative mapping.
If we had a computer that can only address data in bytes, but it has fully associative mapping, 16-bit main memory addresses, and 32-bit cache memory blocks. If each block is 16 bytes in size, then...(a) Count the number of bytes in the offset field.The tag field's size in pixels must be calculated (b).
Suppose a computer using direct-mapped cache has 232 bytes of byte-addressable main memory and a cache size of 512 bytes, and each cache block contains 64 bytes.Q.) How many blocks of main memory are there?
QUESTION THREE (4) (a) Explain what is the function of buffer. (b) Give THREE (3) advantages of cache work with the buffer for data transfer. (c) What is "bus-snooping" used for.
Show how the decimal value 2019111310 would be stored by byte-addressable machines with 32-bit words, using little endian format and then big endian format. Assume the value starts at address 201916. Draw a diagram of memory and place the appropriate values in the correct (and labeled) memory locations.
Question 23 Some portion of cache system A represented below. The system is byte-addressable and the block size is one word (4 bytes). The tag and line number are represented with a binary numbers. The contents of words in the block are represented with hexadecimal. Tag 10 1000 0100 1001 10 1000 0100 1001 10 1000 0100 1001 10 1000 0100 1101 Line Number 0110 1101 0110 1110 0110 1111 B1 FF B8 A1 FF B8 B1 FF B8 A1 FF B8 B1 FF B8 0111 0000 1. What is the size of the main memory of this system? 2. What is the size of the cache memory of this system? 00 Word within block 2016 6116 C116 2116 01 10 11 3216 7216 C216 D216 4216 8216 4116 A216 E216 9216 5216 B216 3. If the CPU requests to read memory address A1 25 BA, what data does the CPU receive? 4. If the CPU requests to read memory address A1 35 C2, what data does the CPU receive? 5. If we access memory in the following order in cache system A: A1 FF B8 how many cache misses would occur for the data request?
Q: A set-associative cache has a block size of 256 bytes and a set size of 2. The cache can accommodate 32 KB. . The size of main memory is 256 KB. Design the cache structure and show how the processor’s addresses are interpreted. Note: this question is related from coal subject.
Suppose a computer using direct mapped cache has 224 bytes of byte- addressable main memory and a cache size of 64K bytes, and each cache block contains 32 bytes. (Note: 64K = 26 * 210) a) How many blocks of main memory are there? b) What is the format of a memory address as seen by cache, i.e., what are the sizes of the tag, block, and offset fields?
For a direct-mapped cache, a main memory address is viewed as consisting of three fields. List and define the three fields.