Memory Performance: The following questions will refer to the same instruction mix as above, with the following additional information: Processor P1: 42% of all instructions are memory access instructions. Level 1 Cache Access=0.68 ns GHz. Main Memory Access = 59 ns 12% of all memory access is a "miss". 9. The clock rate of the processor = 10 The Average Memory Access Time for the given data = nsament smua ort orig cycles 11. The Average number of cycles for a memory access = 12. Assuming that the base CPI = 1.0 cycles, and using the answer from #11, memalquiew 110 the average time to complete an instruction for the program described = Now, consider processor P2, with the addition of a Level 2 Cache, with an access time of 4.3 ns and a "hit" rate of 13%. 13. The Average Memory Access Time for the given data = 14. The Average number of cycles for a memory access = cycles 15. Assuming that the base CPI = 1.0 cycles, and using the answer from #14, the average CPI for the program described cycles o 16. Which processor performs better for the program described? (P1 or P2) ns 17. Including the delays in the Pipelined DataPath in question 8, and the memory performance analysis in question 15, find the Average Memory Access = 18. Find the final average effective number of cycles for processor P2 = 19. Find the final average time to complete an instruction for processor P2 = ns for P2. 0-31 ns
Memory Performance: The following questions will refer to the same instruction mix as above, with the following additional information: Processor P1: 42% of all instructions are memory access instructions. Level 1 Cache Access=0.68 ns GHz. Main Memory Access = 59 ns 12% of all memory access is a "miss". 9. The clock rate of the processor = 10 The Average Memory Access Time for the given data = nsament smua ort orig cycles 11. The Average number of cycles for a memory access = 12. Assuming that the base CPI = 1.0 cycles, and using the answer from #11, memalquiew 110 the average time to complete an instruction for the program described = Now, consider processor P2, with the addition of a Level 2 Cache, with an access time of 4.3 ns and a "hit" rate of 13%. 13. The Average Memory Access Time for the given data = 14. The Average number of cycles for a memory access = cycles 15. Assuming that the base CPI = 1.0 cycles, and using the answer from #14, the average CPI for the program described cycles o 16. Which processor performs better for the program described? (P1 or P2) ns 17. Including the delays in the Pipelined DataPath in question 8, and the memory performance analysis in question 15, find the Average Memory Access = 18. Find the final average effective number of cycles for processor P2 = 19. Find the final average time to complete an instruction for processor P2 = ns for P2. 0-31 ns
Programming Logic & Design Comprehensive
9th Edition
ISBN:9781337669405
Author:FARRELL
Publisher:FARRELL
Chapter12: Event-driven Gui Programming, Multithreading, And Animation
Section: Chapter Questions
Problem 17RQ
Related questions
Topic Video
Question
100%
Please help with this Computer architecture homework question.
Expert Solution
This question has been solved!
Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.
Step by step
Solved in 3 steps
Knowledge Booster
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.Recommended textbooks for you
Programming Logic & Design Comprehensive
Computer Science
ISBN:
9781337669405
Author:
FARRELL
Publisher:
Cengage
Systems Architecture
Computer Science
ISBN:
9781305080195
Author:
Stephen D. Burd
Publisher:
Cengage Learning
Programming Logic & Design Comprehensive
Computer Science
ISBN:
9781337669405
Author:
FARRELL
Publisher:
Cengage
Systems Architecture
Computer Science
ISBN:
9781305080195
Author:
Stephen D. Burd
Publisher:
Cengage Learning