9. A multiplexer is a switching circuit that produces as its single output one of a set of inputs based on thevalue of some additional inputs called the controls. Given that 0, 1, 2, and 3 in two-bit binary are 00,01, 10, and 11, respectively, draw a 2-bit multiplexer using the three basic logic gates with inputs xo, x1,x2, and x3, and two control inputs co and c1. Setup the circuit so that x; is the single output, where iif the value of the 2-bit integer (cico)2. NOTE: This is not a Boolean product; instead it's the binaryrepresentation of an integer where c1 is the most significant bit and co is the least significant bit.

Answered: Image /qna-images/answer/c93dd6b6-701a-4a8e-9915-a1f1911d590d.jpg

9. A multiplexer is a switching circuit that produces as its single output one of a set of inputs based on the value of some additional inputs called the controls. Given that 0, 1, 2, and 3 in two-bit binary are 00, 01, 10, and 11, respectively, draw a 2-bit multiplexer using the three basic logic gates with inputs xo, x1, x2, and r3, and two control inputs co and c1. Setup the circuit so that x; is the single output, where i if the value of the 2-bit integer (c1co)2. NOTE: This is not a Boolean product; instead it's the binary representation of an integer where c1 is the most significant bit and co is the least significant bit.

9. A multiplexer is a switching circuit that produces as its single output one of a set of inputs based on the value of some additional inputs called the controls. Given that 0, 1, 2, and 3 in two-bit binary are 00, 01, 10, and 11, respectively, draw a 2-bit multiplexer using the three basic logic gates with inputs xo, x1, x2, and r3, and two control inputs co and c1. Setup the circuit so that x; is the single output, where i if the value of the 2-bit integer (c1co)2. NOTE: This is not a Boolean product; instead it's the binary representation of an integer where c1 is the most significant bit and co is the least significant bit.

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

9. Construct a logic circuit that implements a 2-bit, 4-function ALU that has oper- ations ADD, AND, OR, and XOR. Inputs to this ALU are OP, A, B, and Cin. Outputs are RESULT, and Cout.
Computer Science 1. Design a circuit for a digital lock using the minimum number of D latches. The lock has two input push-button switches A, B and it outputs a single pulse (Z1) for each activation i.e. lock open. The two switches are interlocked mechanically so that simultaneous pulses are not possible. The lock should have the following features: a. The opening sequence is 0011. ii. Then replace ‘0’ by ‘A’ and ‘1’ by ‘B’ in the sequence. b. Five B pulses should give an absolute reset. c. Any incorrect use of the A switch will cause an output (Z2) to ring a bell to warn that the lock is being tampered.
First, you must create a logic circuit using only basic gates such as AND, OR, NOR, NAND, NOT, etc. to implement an ADDER capable of adding two 4 bit binary numbers. Second, you must create a logic circuit using only basic gates such as AND, OR, NOR, NAND, NOT, etc. to implement a Subtractor that is capable of subtracting the second number from the first, by converting the second number into its 2's complement form and then adding the resulting number to the first number. You do not need to worry about accomodating the addition or subtraction of negative numbers. Finally, create a limited ALU (Arithmetic logic unit) circuit using Logism that implements a Full Adder circuit capable of adding 2 – 4 bit binary numbers and subtracting 2- 4 bit binary numbers. Also, implement the ability to select a bitwise AND operation and a bitwise OR operation. For the ALU it is acceptable to use the Adder and Subtractor circuits that are listed under the "Arithmetic" folder in Logism. (Logism tips and…
1. Given the following circuit: 5 ns D. 1ons The gate delays are as shown above the gates. A, B, C are three input, and all of them are varying, as given below: A = 0 at time 0, and stays constant until time = 20 ns, when it changes to 1 and stays constant there after B = 1 at time = 0, and stays at 1 value until time = 35 ns, and then changes to 0 at35 ns, and stays constant after that. !3! %3D C= 0 at time 0 and changes to 1 at 50ns Plot A, B, C upto time = 70 ns.
5. Design a logic circuit with 3-bit inputs A, B, C that produces an output W, X, Y, Z that is equal to the input + 6 (110) in binary. For example If the input is equal to 5 decimal then the output should be 5+6=11 decimal, the circuit will take all numbers in binary form and the output will also be in binary (101)B + (110)B=(1011)B
2. Consider the circuit below. a. Write the Boolean expression for output F in terms of A, B and C. b. Construct a truth table for the circuit with A as MSB and C as LSB. c. Write the Canonical SOP and POS forms for output F. A B C 3. Draw the logic circuit represented by the expression F(A, B) = AB using no more than 5 units of 2-input NAND gate and write the corresponding Boolean expression.
16. Consider the logic function f(x,y,z) = Em(0,1,5,6) a) Implement fusing one 4-way multiplexer; assume that the inputs and their complements are available at the input of the multiplexer. Use x and y as select inputs. b) Draw the circuit of the multiplexer using four AND gates and one OR gate. You must use a decoder (2-input, 4-output) to drive the multiplexer.
4. Implement the four-variable function below using a 2-to-4 line decoder with imverted outputs and a 4-to-1 multiplexer. The selection bits of the multiplexer must be a (MSB) and e (LSB). No supplementary gates are allowed, except for inverters. Show the logic diagram. Assume line decoder's inputs are ordered so that the MSB is at the top. The function is given through its minterm expansion: f(a,b,c, d) = Em(0,1,2,3,5,7,10,12,14,15), where a is the MSB.f
2. A logic circuit realizes the function F(A,B,C,D) = A' B' + A' C D+ A C' D+ A B' D'. Assuming that A= C never occurs when B = D= 1, find a simplified expression for F.
Figure Q4(a) shows a logic circuit which consists of a group of eight (8) individual 2-input logic gates with control bits input (x7-x0) that function to manipulate the input bits (b7 - bo) so that the output bits will result as shown on Figure Q4(b). Determine the logic gate used and its input control bits (x7 - x0). x7 b7 x6 b6 x5 b5 x4 b4 x3 b3 x2 b2 х1 b1 x0 b0 Logic Logic Gate Logic Logic Logic Logic Gate Logic Gate Logic Gate Gate Gate Gate Gate 8. 7 4 2 1 1 b5 b4 b1' bo Figure Q4a input b7 b6 b5 b4 b3 b2 b1 b0 input control bit x7 x6 x5 x4 x3 x2 xl хо 1 1 b5 b4 bl' b0' b7 change b6 change to logic 1 output b5 b4 b3 change b2 change to logic 0 b1 b0 to logic 1 геmains to logic 0 remains inverted inverted Example 1: input b7 – b0 0 0 0 0 1110 Logic ctrl input =x7 x6 x5 x4 x3 x2 x1 x0 1 10 0 0 0 0 1 Example 2: input b7 – b0 = 1 11 1 000 1 Logic ctrl input =x7 x6 x5 x4 x3 x2 x1 x0 1 1110 0 1 0 %3! Output Output %3D Figure Q4b 6.
2. Design a combinational circuit with three inputs, x, y, and z, and three outputs, A, B, and C. When the binary input represents any of the decimal digits 1, 2, 3, or 6, the binary output should represent the decimal digit that is one greater than the input, that is 2, 3, 4 and 7, respectively. Similarly, when the binary input represents any of the digits 4, or 7, the binary output should represent the digit that is two less than the input. The remaining two inputs, that are the binary representations of the decimal digits 0 and 5 never occur. Draw the truth table, and give all the minimal forms for the functions that represent the outputs A, B, and C. U
Task: DL34. In digital electronics, a NAND gate (NOT-AND) is a logic gate which produces an output which is false only if all its inputs are true; thus, its output is complement to that of an AND gate. A LOW (0) output results only if all the inputs to the gate are HIGH (1); if any input is LOw (0), a HIGH (1) output results. A NAND gate is made using transistors and junction diodes. Minimum number of NAND gates required to implement the following binary equation (A'+B') (C+D)?