3) Consider the following y86 code for loop.ys. Execute the code in y86 SEQ simulator. Include comments and screenshot of the panel. Answer the following questions: What does this code do? What are the flags set to for each instruction? Which instructions set the CC bits?

3) Consider the following y86 code for loop.ys. Execute the code in y86 SEQ simulator. Include comments and screenshot of the panel. Answer the following questions: What does this code do? What are the flags set to for each instruction? Which instructions set the CC bits?

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Related questions

Q: Q3/ A- write an instruction sequence to : Interrupts not accepted, save the original contents of…

A: The assembly language instructions is a set of statements, that is executed during the runtime.…

Q: Suppose that the working register, WREG, contains the value 0x33. What will be the states of the…

A: This instruction adds the 8 bit literal to W and result is stored in W

Q: Here, each instruction receives its own data independently of how other instructions get theirs. We…

A: When creating a program or concurrent system, it is necessary to consider the various forms of…

Q: Consider each of the following cases, and determine when the instruction's bytes are "complete" (all…

A: A memory address is loaded into the destination using the lea (load effective address) instruction.…

Q: The x86-64 instruction test is best described as which of the following O Same as and, but doesn't…

A: Given :

Q: A- write a program to count number of one's & zero's in a number stored at 0200:0010, use rotate…

A: Near call: A call to a procedure within the current code segment (the segment currently pointed to…

Q: In this CPU diagram what are the values of control lines (marked in blue) Branch, MemRead, MemtoReg,…

A: In this CPU diagram what are the values of control lines(marked in…

Q: Write an instruction sequence to save the current contents of the 8086's flags in memory location…

A: Strings and String Handling Instructions: The 8086 microprocessor is equipped with special…

Q: Question No 1 Write short answer on the following questions a. What are the functions of an…

A: We all know that the accumulator is a pressure vessel for storing hydraulic pressure which uses in…

Q: Q4/ B- answer the following questions : 1- In which T-state does the CPU sends the address to memory…

A: Lets see the solution.

Q: What is the MIPS machine language code for the following instruction? Write opcode, rs, rt, rd,…

A: The opcodes in MIPS machine language are pre determined and can be easily converted into decimal…

Q: What is a Metacharacter? a Address for instruction b Set of characters that describes options is a…

A: A metacharacter is a character that has a special meaning during pattern processing. You can use…

Q: Implement the following high-level code segments. Assume the integer variables g ,h ,m ,and r are in…

A: The values of integer variables g, h, m and r are are stored in registered in the following manner:…

Q: write a one line code below to make sure that CPU may wake up from LPM. ; one line of codo bis.w…

A: Since the question has multiple questions, we are answering the first full question. Kindly resend…

Q: The x86 includes the following instruction: IMUL op1, op2, immediate This instruction multiplies…

A: According to the question, we have to explain the possible use of given instruction. Instruction is…

Q: What is the addressing mode of the following no-operand instruction ? LAHF

A: LAHF is an instruction used in 8086 microprocessor.

Q: 6) Fill in the requested register values that come on the right side for the following instruction…

A: Below is the solution

Q: change the floowing C code to assembly x86-64,. make sure to add instruction suffix (b, w, l, or q)…

A: we will solve this question in step no. 2

Q: Question Write an assembly code to implement the y = (x1+x2) * (x3+x4) expression on 2-address…

A: The assembly code for 2-address machine is given by Load R1,x1 // loads x1 to R1 Load R2,x2…

Q: For the following code, explain what the register file and forwarding unit are doing during the…

Q: Do you know what would happen if an instruction was rejected? When compared to a hardware-managed…

A: If the instructions specify that they desire to write to Virtual Address (VA), they try to locate it…

Q: The value that will be stored in AX, after executing the following instruction is

A: This is simple. The correct answer is option C which is 0E70H Explanation - AX, 0E7H means reset…

Q: Q2: A- Give a short answer to i- ii- ii- iii- iv- V- vi- vii- ix- the following: Why POP instruction…

A: 1) PUSH stores a constant or 64 bit register out onto the stack. The POP instruction retrieves the…

Q: Q1) What is the result of executing the following sequence of instructions? MOV AL, 99 MOV BL, 1BH…

Q: Analyze the following program and identify the instruction that will never be reached (if there are…

A: MOVLW 3 MOVWF 0x70 GOTO First MOVFF 0x70,PORTB Second DECF 0x70,w BNZ First First GOTO Second

Q: Instruction: Analyze the given Emu8086 assembly codes and answer the following questions. Note: You…

A: Given Emu8086 assembly code contains many sections that include: next print zero print_al_proc…

Q: 10. To move content of register to another in 8086, write as following.

A: MOV instruction is the mnemonic key, which stands for MOVE method. It moves the 8-bit or 16 bit…

Q: Find out the address mode where the address field in the instruction contains the effective address…

A: Since only the effective address is given and no intermediate memory is given So, can directly go…

Q: Answer the following short questions a) Explain what happens when the following instruction…

A: a)LAHF : copies flag register's lower byte into AH registerMOV[BX+DI],AH : this will move the value…

Q: 6. The directive that updates the location counter to the next even address while executing a series…

A: Actually, given question regarding directives.

Q: What will be the values of the specified registers and flags after the execution of the following…

A: The correct answer to the given question is " 01E0 h".

Q: Q5/ answer the following questions : 1- Which type of instruction dose INTO normally follow? Which…

A: In above question we can solve only first one because of our policy.if you want answer so, so post…

Q: The following is a segment of the Memory Unit of the basic computer as seen in class. What would be…

A: A computer performs a task based on the instruction provided. Instruction in computers comprises…

Q: B- Fill the blank with the correct word to give a meaningful to a 8086 statements. 1-The convention…

A: According to the Bartleby guideline, we are supposed to answer only the first 3 fill in the blank…

Q: What do we mean by loop unrolling? How it helps optimize the instruction execution?

A: Loop unrolling_ , also known as loop unwinding_ , is a loop transformation technique that attempts…

Q: What is the MIPS machine language code for the following instruction? Write opcode, rs, rt, rd,…

Q: What is the addressing mode of the following no-operand instruction ? AAA

A: here have to determine about no operand addressing mode.

Q: Consider the following MIPS loop:LOOP: slt $t2, $0, $t1beq $t2, $0, DONEsubi $t1, $t1, 1addi $s2,…

A: Assume that the register $t1 is initialized to the value 10. What is the value in register $s2…

Q: Q3-For the two processes below, implement and adopt a special machine instruction to guarantee the…

A: Mutual Exclusion: Mutual exclusion means having only one process at a time in the critical section…

Q: For sub $rd, $rs, $rtReg[rd] = Reg[rs] + Reg[rt] - Which resources (blocks) perform a useful…

A: Answer:)

Q: - What the operation is performed by this program ? What is the result produced by Execute each…

A: The 8086 microprocessor is an advanced version of 8085 microprocessor. It has many powerful…

Q: write a ALP for 8086 to exchange the content of AL and AH registers without using XCHG instruction?

A: Required: write a ALP for 8086 to exchange the content of AL and AH registers without using XCHG…

Q: 8. If BX contains 5474H, what is the value in BX after the following instruction? ADD BH, BL

A: As per the question statement, We need to find the value of BX Register. Note: As per guidelines, I…

Q: 4. Consider the following instruction: and $to, $e5, $3 a. What are the values of the control…

A: Input signals: Channels are provided to assist 8086 storage I/O ports. They determine when the bus…

Q: 4- What should be the value of {N} loaded to CX register in the following assembly subroutine so…

A: In the subroutine there is a loop, MOV CX, n Back:…

Q: 6. What is the address of executing the following instruction: MOV CX, [FEH] if you know that DS=…

A: The instruction given :- MOV CX, [FEH] And DS = DC00H

Q: in 80886 microprocessor What is result of executing the following instruction sequence? MOV BX,…

A: MOV BX, 100H will load 100 to register BX, MOV [ BX], 0C0ABH the address of BX is now 0C0ABh MOV…

Q: Question 4: What will happen when the given instruction is executed. STA 0007H

A: STA 0007H In the given Instruction, Opcode = STA Operand = 0007H

Q: 4. Which instruction when executed disables the interrupt interface?

A: Given:-

Q: 5. Below shows a sequence of instructions, give the result of accumulator before and after the DA…

A: Since you are asking multiple questions, we are answering first question for you. If you want…

Concept explainers

Fundamentals of Input and Output Performance

The I/O subsystem is a component of computer system design that uses buses to assist communication between the Central Processing Unit, Computer Memory/Storage, and Input and Output Devices (that is known as peripheral devices). The I/O subsystem includes disc controllers, tape drives, discs, system buses, and other devices. The I/O database application reads and writes drives using the operating system windows I/O.

Question

c programming not c++

3) Consider the following y86 code for loop.ys. Execute the code in y86 SEQ simulator. Include
comments and screenshot of the panel. Answer the following questions:
What does this code do?
What are the flags set to for each instruction?
Which instructions set the CC bits?
•pos Ox0
irmovl $0,%eax # sum = 0
irmovl $1,%ecx # num = 1
Loop:
addl %ecx,%eax
irmovl $1,%edx # tmp = 1
addl %edx,%ecx
irmovl $1000,%edx #lim=1000
subl %ecx,%edx
jge Loop # loop again
halt

Process by which instructions are given to a computer, software program, or application using code.

Expert Solution

This question has been solved!

Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.

This is a popular solution!

SEE SOLUTION Check out a sample Q&A here

Step 1

VIEW

Step 2

VIEW

Trending now

This is a popular solution!

Step by step

Solved in 2 steps

SEE SOLUTION Check out a sample Q&A here

Knowledge Booster

Fundamentals of Input and Output Performance

Learn more about

Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.

Similar questions

Suppose a program segment consists of a purely sequential part which takes 100 cycles to execute, and an iterated loop which takes 400 cycles per iteration. Assume that the loop is dependent on the sequential part, i.e., both parts cannot run in parallel. Also assume that the loop iterations are independent, and cannot be further parallelized. If the loop is to be executed 100 times, what is the maximum speedup possible using an infinite number of processors (as many processors as you could possibly need) compared to a single processor?
Amdahl’s Law My speedup factor is 6. My new execution time after speedup is 5 seconds. What was my old or original execution time in seconds?
Write a code in sim8085 for the following problem: The pressure of two boilers is monitored and controlled by a microcomputer works based on microprocessor programming. A set of 6 readings of first boiler, recorded by six pressure sensors, which are stored in the memory location starting from 2050H. A corresponding set of 6 reading from the second boiler is stored at the memory location starting from 2060H. Each reading from the first set is expected to be higher than the corresponding position in the second set of readings. Write an 8085 sequence to check whether the first set of reading is higher than the second one or not. If all the readings of first set is higher than the second set, store 00 in the ‘D’ register. If any one of the readings is lower than the corresponding reading of second set, stop the process and store FF in the register ‘D’. Data (H): First set: 78, 89, 6A, 80, 90, 85 Second Set:71, 78, 65, 89, 56, 75
Write a Verilog code with testbench for 16-bit up/down counter with synchronous reset and synchronous up/down.If up/down is set the counter is up counter and if it is not set, the counter is a down counter. Execute the module code, testbench code, and the simulation results. PLEASE EXECUTE CODE IN VERILOG
There is an application that requires the following hardware: an Intel 8031, a Program ROM of 8Kx8, a Data ROM of 4Kx8 for look-up tables and a Data RAMs of 8Kx8. The memory map of the design: Program ROM should start at address 0000H. Then, the Data ROM should come above the Program ROM. Finally the Data RAM must go to the top of the memory map. There should be no gaps between the memory addresses of the external ROMs. Calculate the address space of the ROMs and RAMs of your design.
There is an application that requires the following hardware: an Intel 8031, a Program ROM of 8Kx8, a Data ROM of 4Kx8 for look-up tables and a Data RAMs of 8Kx8. The memory map of the design: Program ROM should start at address 0000H. Then, the Data ROM should come above the Program ROM. Finally the Data RAM must go to the top of the memory map. There should be no gaps between the memory addresses of the external ROMs. Show the design’s address space on a memory map, starting with 0000H at the bottom and FFFFH at the top.
The codes below are disassembled from a program. Write an invalid target for the “jmp” instruction such that the code can be considered as anti-disassembly. Jmp ??? loc_2: call 15FF2A1h OR [ecx], d1 inc eax jmp short loc_3 db 0E8h Please just give me a simple answer
Description: Implement a transistor-level schematic of a computational unit/ALU that can perform the following operations. XOR ● XNOR Multiplication Addition Subtraction ● Rotate Shift Right Magnitude Comparator ● Equality Comparator The computational unit/ALU has a decoder to decode an instruction and a multiplexer to select outputs of different operations. Data inputs are 4-bit wide. Make sure you test your design for all the operations listed above.
do { flag[i] = true; turn = i; while (flag[j] && turn == j); Critical section flag[i] = FALSE; Remainder section } Three processes P1, P2, and P3 are sharing a resource R1 in a mutually exclusive manner. Using compare_and_swap instruction, show code for P1, P2, and P3 that shows the entry section and exit section (similar to the code shown in Question 1). Using this code, show a scenario if all three processes want to enter their critical sections.
for (i=0; i<1000; i++){ y[i] = w * x[i] + b[i]; } Above C-code has a for loop which will repeat 1000 times of the operation. This code will be running on very simple machine. Change the code to reduce the number of branch instructions. You can have up to 5 lines (statements) within the for loop. What is the number of branch operations before and after?
This problem is adapted from an earlier edition of P&H, and should be submitted.Consider the following code used to implement a new instruction: foo $t3,$t1,$t2:mask : . word 0xFFFFF83Fs t a r t : l a $t0 , masklw $t0 , 0 ( $ t 0 )l a $t3 , s h f t rlw $t3 , 0 ( $ t 3 )and $t3 , $t3 , $ t 0a ndi $t2 , $t2 , 0 x 0 0 1 fs l l $t2 , $t2 , 6o r $t3 , $t3 , $ t 2l a $t5 , s h f t rsw $t3 , 0 ( $ t 5 )s h f t r : s l l $t3 , $t1 , 0Add meaningful comments to the code and write a brief (2 sentence max) description of what foo does. Thisis not the same as saying how it does it - e.g., when asked to describe what a pedestrian is doing, you wouldsay they are walking, not that they are ilfting their left leg, angling it forward, putting it down, . . ..State at least one reason why writing “self-modifying code” such as this is a bad idea (and often times notactually allowed by the operating system)?
Consider each of the following cases, and determine when the instruction's bytes are "complete" (all bytes are specified and do not need to be changed further). Answer the following with "at assembly time," "at linkage time," or "at runtime." a. lea rax, [abs msg] ; msg is a location in the same section b. lea ax, [zel msg) ; msg is a location in the same section C. lea rax, [xel msg] ; msg is a location in a different section of your program d. lea rax, [ errno location] errno location is in a statically-linked library е. lea rax, I errno location] errno location is in a dynamically-linked library