The design team for a simple, single-issue processor is choosing between two pipelined implementations. Here are some design parameters for the two possibilities: A B Clock Rate (MHz) 3500 2250 1 1 CPI for ALU instructions CPI for Control instructions CPI for Memory instructions 3.0 1.5 2.5 1.1 For a program with 20% ALU instructions, 15% control instructions and 65% memory instructions, which design will finish first? Give a quantitative CPI average for each case.

The design team for a simple, single-issue processor is choosing between two pipelined implementations. Here are some design parameters for the two possibilities: A B Clock Rate (MHz) 3500 2250 1 1 CPI for ALU instructions CPI for Control instructions CPI for Memory instructions 3.0 1.5 2.5 1.1 For a program with 20% ALU instructions, 15% control instructions and 65% memory instructions, which design will finish first? Give a quantitative CPI average for each case.

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

computer organization and architecture
Question 25 Given a processor (P3) with a 4 GHz clock rate and a CPI of 2.2 that executes instructions in 10 seconds, what is the new required clock rate to achieve a 30% reduction in execution time with a 20% CPI increase? 5,857,142,857 7,857,142,857 6,857,142,857 8,857,142,857
Determine how many cycles it would take to execute 5 instructions if each component of the machine required 1 cycle, and then explain how pipelining improves processor speed. To clarify: a. Without pipelining; b. With pipelining Using pipelining, you may do (a) (b) (c) (d), etc.
H1
8. For a single cycle processor, the instruction breakdown of a program is listed as following. add 20% addi 20% not 0% beq 25% Iw SW 25% 10% What is the percentage of instructions that will use the output of sign extend circuit-module? a. b. What is sign extend circuit-module doing when its output is not needed for current instruction?
Suppose we had a processor design with 5 stages where each stage takes the following amount of time: IF: 400 ps ID: 200 ps EX: 300 ps MEM: 500 ps WB: 200 psQ1: If you choose a pipelined design, what is the CPI? Assume that we have enough instructions such that the brief ramp up period at the beginning and the ramp down period at the end with less than 100% utilization does not matter. Q2: If you choose a pipelined design, what is the average execution time per instruction in picoseconds?
Define pipelining in terms of enhancing processor performance, and then calculate how many cycles it will take to execute 5 instructions if each section of the machine takes one cycle. a. Without pipelining b. With pipelining a. With pipelining b. With pipelining c. With pipelining d. With pipelining d.
Microprocessor Question