Q7. Design a sequential circuit to control a phone answering machine. The circuit should have three inputs (R, A, and S) and one output (Z). R= 1for one clock cycle at the end of each phone ring. A = 1 when the phone is answered. S selects whether the machine should answer the phone after two rings (S 0) or four rings (S = 1). To cause the tape recorder to answer the phone, the circuit should set the output Z = 1 after the end of the second (S = 0) or fourth (S = 1) ring, and hold Z = 1 until the recorder circuit answers the phone (i.e., when A goes to 1). If a person answers the phone at any point, A will become 1, and the circuit should reset. Assume that S is not changed while the phone is counting rings. Give a Moore state graph for this circuit, using the alphanumeric state graph notation given in Section 14.5.

Q7. Design a sequential circuit to control a phone answering machine. The circuit should have three inputs (R, A, and S) and one output (Z). R= 1for one clock cycle at the end of each phone ring. A = 1 when the phone is answered. S selects whether the machine should answer the phone after two rings (S 0) or four rings (S = 1). To cause the tape recorder to answer the phone, the circuit should set the output Z = 1 after the end of the second (S = 0) or fourth (S = 1) ring, and hold Z = 1 until the recorder circuit answers the phone (i.e., when A goes to 1). If a person answers the phone at any point, A will become 1, and the circuit should reset. Assume that S is not changed while the phone is counting rings. Give a Moore state graph for this circuit, using the alphanumeric state graph notation given in Section 14.5.

Introductory Circuit Analysis (13th Edition)

13th Edition

ISBN:9780133923605

Author:Robert L. Boylestad

Publisher:Robert L. Boylestad

Chapter1: Introduction

Section: Chapter Questions

Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...

See similar textbooks

Similar questions

Ripple counters are also called O a. VLSI counters O b. Asynchronous counters SSI counters O d. Synchronous counters Given in the figure is PLA circuit, used to imnlement the Pooloan fu
Shown in the figure is timing diagram of a T-FF. Using the timing diagram determine which type of clock is used Q a. Anegative (low) clock pulse O b. Anegative edge triggered clock 67 O c. Apositive edge triggered clock O d. Apositive (high) clock pulse
Can you draw the circuit for this ? Thank you ?
QUESTION 1 ------- OUT AN 2 f-4 pleser Tristate CLK Fir-lop hufler clock Observe the OLMC and programmed circuit. Complete the output waveform Note the clock, if you would use it, is positive edge triggered. clock A.
Calculate the value of Xc for the circuit. Please show work. I will give you a thumbs up.
(a) Construct a transition table and state graph for the circuit shown in Figure 5. Is the circuit a Mealy or Moore circuit? Does the circuit have any unused states? (b) Assume 00 is the initial state. Draw a timing diagram for the input sequence X = 00110. (c) What is the output sequence for the input sequence? X J1 Q1 CLK K1 J2 Q2 K2 Q2 Figure 5
ASYNCIN Dan Synchronous System CLOCK Figure Q4 (b) The circuit in Figure Q4 (c) consists of edge triggered flipflops. The second flipflop receives the clock signal through a long slow path which results in delay. Answer the following questions: Q1 Q2 IN DaK CLOCKD CLK CLOCK A long, slow path Figure Q4 (c) 林 Define clock skew, Explain with a timing diagram, what problem this circuit might face? What condition it must satisfy to ensure that the intended circuit output is not affected? For the following LFSR circuit in the Figure Q4 (d), let the initial entries of stages R, be S, for 0sisn. Compute the first 12 bit output for the following cases of initial entries: (d) S2 Si So Case 1 Study Pack Practice &A Case 2
Identify the component which is not available in digital Voltmeter? a. Clock generator b. ADC c. Comparator d. 7-segment to BCD
Draw a 2x1 multiplexer block diagram.Create the status table. Find the simplest form of circuit output with Karnaugh.Explain the circuit problem that may occur.What should be done to fix the problem?(NEED A NEAT HANDWRITTEN SOLUTION ONLY OTHERWISE DOWNVOTE)
1. A synchronous finite state machine contains a single 'Serial Data' input (SD) and two outputs (S and 7). Output S should be active for one clock pulse every time the input sequence 11010 is detected and output T should be active every time the input sequence 11001 is detected. The functionality of this machine may be partially represented by a timing diagram as shown in Figure 1. Clock a) SD S T Figure 1: Synchronous finite state machine timing diagram Derive the Moore model state diagram for this machine. Hint: ensure that the machine operates correctly even if the bit pattern is preceded by sub-sections of the pattern. [5]
Create a sequence detector that detects the sequence 1001 or 0110 by using Verilog Code. Construct the modules for both the Moore and Mealy models. Demonstrate your simulation results using the following input sequence for the test fixture (test bench): x= 0010011010010110010110110100
A circuit has two pushbutton switches connected to pin PB2and PB3 and two LEDs connected to pin PC0 and PC1 of AVR ATmega16 microcontroller. Write a program to control the LEDs as when any pushbutton pressedthe two LEDs will blink at the same time with 800ms total delay time for every blink.