Project Description: The aim of this project is to design the 8-bit Function Unit Combining Arithmetic Logic Unit (ALU) and a Shifter that can perform the operations given in table 1 below. a Use X and Y as 8 bits input and F as 8 bits output as shown in Figure 1. b. S0,S1,s2 and S3 represent the selction code in the operation set table c. Three statue bits V (over flow), C (carry), N (negative) and are related to arrithmatic operations and statue bit Z (zero) is relataed to both arrithmatic and logic operation. d. Test your designed Function Unit with necessary tables. Marking: Total marks for the project is five (5). Each student needs to submit the project and demonestrate it individually.

Project Description: The aim of this project is to design the 8-bit Function Unit Combining Arithmetic Logic Unit (ALU) and a Shifter that can perform the operations given in table 1 below. a Use X and Y as 8 bits input and F as 8 bits output as shown in Figure 1. b. S0,S1,s2 and S3 represent the selction code in the operation set table c. Three statue bits V (over flow), C (carry), N (negative) and are related to arrithmatic operations and statue bit Z (zero) is relataed to both arrithmatic and logic operation. d. Test your designed Function Unit with necessary tables. Marking: Total marks for the project is five (5). Each student needs to submit the project and demonestrate it individually.

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

Q3/ design logic circuit encoder for addition, subtraction, multiplication, and division.
DIGITAL LOGIC DESIGN Q: Describe decoder and encoder. Create Decoder 2x4 circuit and Encoder 4x2 circuit.
Conclusion for the cpu register
Design a combination circuit that allows to add two digits BCD 8421. The inputs and outputs will be displayed on 7-segment displays, design with a mix of multiplexers, decoders and demultiplexers, additional elements are allowed.
DIGITAL SYSTEMS - (logic gates) Please can you solve this question by simplifying the circuit in the simplest possible form. simplify 18 gates
Design the digital circuit that collects three 4-bit numbers and displays it on the Hexadecimal 7-segment display, using the necessary integrated circuits.
Design a Programmable Logic Array (PLA) with 3 inputs and 3 outputs. The binary output is two greater than the binary input when the input is 0,1,2,3 and the output is three less than the input when the input is 4,5,6,7. 1.
Q. Draw the 3 x 3 Programmable Array Logic (PLA) with the statement for the following state diagram equivalent: (001 (010) 100) 011
Q3/ A- the four inputs to a circuit ABCD represent Excess-3 code design the circuit so that the output Z is 1 if the decimal number represented by the inputs is exactly divisible by 3. Assume the only valid digits occur as input. Design circuit used: s occur 1- Logic gates 2- NAND only 3- Multiplexer 4- DeMultiplexer В- 1- show a way of building four bit binary (ABCD) to Gray (XYZW) converter 2- Form 32:1 multiplexer used 4:1 multiplexer and logic gate
Determine how many minimum Configurable logic block (CLB) you would need for two of 4x2 Encoder register to be implemented in the FPGA. if you know that the CLB structure is shown in Fig. bellow: Look-Up Table MUX (LUT) Select one: O a. 5 O b.4 Oc 2 Od. 3 Oe 8
subject: Digital Logic &Design Q: Draw and explain the logic diagram for frequency divider (Use 3 J-K flip-flops and assume 32 kHz frequency of the initial wave-form.)
need help with digital logic design