please answer the whole questions below" it is all related to each other"   please go to the following website https://www3.ntu.edu.sg/home/smitha/ParaCache/Paracache/start.html What needs to be done? If you go the tab titled “Cache type analysis” you will see the options for 4 types of cache. DO NOT CHANGE FIFO, Write Back, Write on Allocate options. SET THE VALUE OF Offset Bits = 0 Set Cache 1 = Direct Mapped Cache Set Cache 2 = Fully Associative Cache Set Cache 3 = 2-Way Set Associative Cache Set Cache 4 = 4-Way Set Associative Cache   CHANGE THE FOLLOWING PARAMETERS Always set Memory Size > size of Cache then press Submit Next press Gen. 88 Random Instructions. Then press Submit. To see how each instruction is loaded from memory or from Cache, depending upon availability, press Next Instruction. Press Fast Forward to execute all 88 instructions, one after the other. (Questions) For All caches Set the size of Cache so that Fully Associative Mapping has the maximum hit ratio and minimum miss ratio? How can you increase the hit ratio in case of direct mapping by changing some of size of Caches? In presentation, show the pictures from the simulator containing the values used and results obtained. Also, give reasons why the hit ratio increases when you change the size of caches? Explain the reason for the number of bits being used for Tag and for the number of bits required for RAM address?

Database System Concepts
7th Edition
ISBN:9780078022159
Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Chapter1: Introduction
Section: Chapter Questions
Problem 1PE
icon
Related questions
Question

please answer the whole questions below" it is all related to each other"

 

please go to the following website https://www3.ntu.edu.sg/home/smitha/ParaCache/Paracache/start.html

What needs to be done?

If you go the tab titled “Cache type analysis” you will see the options for 4 types of cache.

DO NOT CHANGE

FIFO, Write Back, Write on Allocate options.

SET THE VALUE OF Offset Bits = 0

Set Cache 1 = Direct Mapped Cache

Set Cache 2 = Fully Associative Cache

Set Cache 3 = 2-Way Set Associative Cache

Set Cache 4 = 4-Way Set Associative Cache

 

CHANGE THE FOLLOWING PARAMETERS

Always set Memory Size > size of Cache then press Submit

Next press Gen. 88 Random Instructions. Then press Submit.

To see how each instruction is loaded from memory or from Cache, depending upon availability, press Next Instruction.

Press Fast Forward to execute all 88 instructions, one after the other.

(Questions)

For All caches

    1. Set the size of Cache so that Fully Associative Mapping has the maximum hit ratio and minimum miss ratio?
    2. How can you increase the hit ratio in case of direct mapping by changing some of size of Caches?
    3. In presentation, show the pictures from the simulator containing the values used and results obtained. Also, give reasons why the hit ratio increases when you change the size of caches?
    4. Explain the reason for the number of bits being used for Tag and for the number of bits required for RAM address?
Expert Solution
steps

Step by step

Solved in 2 steps

Blurred answer
Knowledge Booster
Properties of Different Architectures
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.
Similar questions
Recommended textbooks for you
Database System Concepts
Database System Concepts
Computer Science
ISBN:
9780078022159
Author:
Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:
McGraw-Hill Education
Starting Out with Python (4th Edition)
Starting Out with Python (4th Edition)
Computer Science
ISBN:
9780134444321
Author:
Tony Gaddis
Publisher:
PEARSON
Digital Fundamentals (11th Edition)
Digital Fundamentals (11th Edition)
Computer Science
ISBN:
9780132737968
Author:
Thomas L. Floyd
Publisher:
PEARSON
C How to Program (8th Edition)
C How to Program (8th Edition)
Computer Science
ISBN:
9780133976892
Author:
Paul J. Deitel, Harvey Deitel
Publisher:
PEARSON
Database Systems: Design, Implementation, & Manag…
Database Systems: Design, Implementation, & Manag…
Computer Science
ISBN:
9781337627900
Author:
Carlos Coronel, Steven Morris
Publisher:
Cengage Learning
Programmable Logic Controllers
Programmable Logic Controllers
Computer Science
ISBN:
9780073373843
Author:
Frank D. Petruzella
Publisher:
McGraw-Hill Education