For a direct-mapped cache design with a 32-bit address, the following bits of the address are used to access the cache. We assume that each word has 4 bytes. Hints: this is a multiword block direct-mapped cache because each cache block (i.e., each cache line or each cache entry) contains multiple words. The width of the “Byte offset” segment is 2 (i.e., the lowest two bits of a 32-bit address), which indicates that each word has 4 bytes. The width of the “Block offset” segment (i.e., from the 2nd bit to the 5th bit of a 32- bit address) determines the number of words per cache line. A) What is the cache line size (in words)? B) How many entries does the cache have? C) What is the ratio between total bits required for such a cache implementation over the data storage bits?
For a direct-mapped cache design with a 32-bit address, the following bits of
the address are used to access the cache. We assume that each word has 4 bytes. Hints:
this is a multiword block direct-mapped cache because each cache block (i.e., each cache
line or each cache entry) contains multiple words. The width of the “Byte offset” segment
is 2 (i.e., the lowest two bits of a 32-bit address), which indicates that each word has 4
bytes. The width of the “Block offset” segment (i.e., from the 2nd bit to the 5th bit of a 32-
bit address) determines the number of words per cache line.
A) What is the cache line size (in words)?
B) How many entries does the cache have?
C) What is the ratio between total bits required for such a cache
implementation over the data storage bits?
Trending now
This is a popular solution!
Step by step
Solved in 2 steps
