6.7.Consider a two level memory hierarchy of the form (L1, L2) where L1 is connected directly to the CPU.Determine the average cost per bit and average access time for the data given below.Access time Hit ratio10.80.9000106Level Capacity Cost10240.1000L12160.0100L2It is necessary to transfer 512 words from a backup store to a memory section starting from address1000 and the transfer is by means of DMA. I) What are the initial values that the CPU must transfer tothe DMA controller? Give step by step account of the actions taken during the input of the first twoDWDwords.

Name: 6.7.Consider a two level memory hierarchy of the form (L1, L2) where
Uploaded: 2024-03-20T06:51:23.000Z
Channel: Bartleby
Description: 6.7.Consider a two level memory hierarchy of the form (L1, L2) where L1 is connected directly to the CPU.Determine the average cost per bit and average access time for the data given below.Access time Hit ratio10.80.9000106Level Capacity Cost10240.1

''Since you have asked multiple questions, we will solve the first question for you. If you want any…

Engineering

Computer Science

Consider a two level memory hierarchy of the form (L1, L2) where L1 is connected directly to the CPU. Determine the average cost per bit and average access time for the data given below. Level L1 L2 Capacity Cost 1024 216 0.1000 0.0100 Access time Hit ratio 10-8 0.9000 106

Consider a two level memory hierarchy of the form (L1, L2) where L1 is connected directly to the CPU. Determine the average cost per bit and average access time for the data given below. Level L1 L2 Capacity Cost 1024 216 0.1000 0.0100 Access time Hit ratio 10-8 0.9000 106

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Related questions

Q: a. Calculate the effective length of a memory cycle given a hit ratio of 0.9 and a clocking rate of…

A: Preconditions: Clock cycle = (Processor frequency)-1 = (1 / 16.67 ) * 10-6…

Q: Given the following memory maps, determine the size of available memory space (ie the unused or free…

A: ANSWER:-

Q: Consider a hypothetical system, a 48-bit width main memory with a capacity 256 TB is build using 64…

A: Given: Total number of rows of memory cell in the DRAM is = 225 48 -bit width main memory.…

Q: On the Motorola 68020 microprocessor, a cache access takes two clock cycles. Data access from main…

A: Solution:: a) Preconditions: One clock cycle = 60 ns Given that, Cache access takes two clock…

Q: Refer to Figure Q1(a), describe the data memory of PIC-X.

A: Required : Description of data memory of PIC-X. Introduction : PIC stands for Programmable…

Q: onsider the free memory layout shown below (the blocks are ordered from top to bottom). To the…

A: Actually, OS is a system software that manages computer hardware and software.

Q: 00 01 02 00 01 02 Memory contents 5800 1801 6800 001E 000A loooc A Program

A: Solution 1- Upon completion of program the value of 800 content inside the memory location is 0028H.…

Q: Develop 8051 assembly program using a simulator to do the following: Read a sequence of ten 8-bit…

A: Develop 8051 assembly program using a simulator to do the following: Read a sequence of ten 8-bit…

Q: MIPS Instruction op code rs rt rd shamt funct imm. /address Hexadecimal Representation…

A: the answer is an given below :

Q: If we have an 8 bit microcontroller that has 4kB of instruction memory starting at address 0x0000,…

A: 8 bit Microcontroller means that the processor can process 8 bits i.e. 1 byte . Hence, it is byte…

Q: In a dynamic random access memory (DRAM) computer chip, each memory cell chiefly consists of a…

A: Introduction: We are requested to solve for surplus electrons on the -ve plate of a cell capacitor.…

Q: On the Motorola 68020 microprocessor, a cache access takes two clock cycles. Data access from main…

A: The Motorola 68020 is the 32 bit micro processor compatible with the earlier members of the 680x0…

Q: On the Motorola 68020 microprocessor, a cache access takes two clock cycles. Data access from main…

A: step: 1 of 2 Preconditions: One clock cycle = 60 ns Given that, Cache access takes two clock cycles,…

Q: Answer the question below based on given portion of the memory unit with a word size of 8 bits, and…

A: Provided below is the detailed step by step explanation for finding the missing fields in the memory…

Q: On the Motorola 68020 microprocessor, a cache access takes two clock cycles. Data access from main…

Q: size of memories: 2 M byte of flash, starting from 0x0800_0000, 256 k byte of SRAM starting from…

A: considering byte addressible memory, the starting addresses are given and size in bytes are given.…

Topic Video

Question

6.
7.
Consider a two level memory hierarchy of the form (L1, L2) where L1 is connected directly to the CPU.
Determine the average cost per bit and average access time for the data given below.
Access time Hit ratio
10.8
0.9000
106
Level Capacity Cost
1024
0.1000
L1
216
0.0100
L2
It is necessary to transfer 512 words from a backup store to a memory section starting from address
1000 and the transfer is by means of DMA. I) What are the initial values that the CPU must transfer to
the DMA controller? Give step by step account of the actions taken during the input of the first two
DWD
words.

Expert Solution

This question has been solved!

Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.

SEE SOLUTION Check out a sample Q&A here

Step 1

VIEW

Step 2

VIEW

Step 3

VIEW

Step by step

Solved in 3 steps

SEE SOLUTION Check out a sample Q&A here

Knowledge Booster

Learn more about

Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.

Similar questions

Q2. For the following assume that values A, B, C, D, E, and F reside in memory. Also assume that instruction operation codes are represented in 6 bits, memory addresses are 64 bits, data size is 32 bits and register addresses are 5 bits. a. For each instruction set architecture shown in Figure A.1, how many addresses or names (including both memory and register), appear in each instruction for the code to compute C = A+ B, and what is the total code size? passor TOS Memory (A) Accumulator (C) Registry (D) Re loed oore Figure A.1 Operand locations for four instruction set architecture classes. The arrows indicate whether the oper and is an input or the result of the orithmetic-logical unit ALU operation, or both an input and result Lighter shoes indicate inputs, and the dark shode indicates the result in a top of stack (TOS) register points to the top input operand, which is combined with the operand below. The first operand is removed from the stack, the result takes the place of the…
H.W.: Consider a hypothetical machine with two steps instruction cycle: fetch cycle and execute cycle. The characteristics of the machine is given in Figure 8 with the following explanation: The processor contains a single data register, called an accumulator (AC). • Both instructions and data are 8 bits long. • The memory is organized using 8-bit words. • The instruction format provides 2 bits for the opcode, and up to 26 = 64 words of memory can be directly addressed. Opcode Address (a) Instruction format Magnitude (b) Integer format Program counter (PC)= Address of instruction Instruction register (IR)- Instruction being executed Accumulator (AC) Temporary storage (c) Internal CPU registers -Load AC from memory Store AC to memory - Add to AC from memory (d) Partial list of opcodes Figure 8 Characteristics of a Hypothetical Machine Figure 9 illustrates a partial program execution, showing the relevant portions of memory and processor registers after the first instruction, 64H has…
ISA of a hypothetical CPU 1 Address Memory: Address Data - (8-bits) LOAD M 100 25 STORE M 101 90 ADD M 102 65 SUB M 103 36 MUL M 104 22 105 77 DIV M 106 89 Where: Note: all numbers are hexadecimal M-a memory address AC - accumulator Sample program: //line 1 /line 2 //line 3 //line 4 //line 5 //line 6 LOAD 100 ADD 101 STORE 106 LOAD 102 SUB 103 STORE 105 Answer the following questions based on the given information above. 1. What is the content of memory location 106 after executing line 3? 2. What is the content of memory location 105 after executing line 6? 3. Write a program segment that will multiply the content of memory location 105 with the content of AC and store the result at memory location 100. а. b. 4. For this CPU, what is the width of the program counter? (express answer in terms of bits, do not include the word "bits" in your answer)
Develop 8051 assembly program using a simulator to do the following: Read a sequence of ten 8-bit signed numbers stored in ROM, sum the absolute values of these numbers and store the 16-bit sum in RAM locations 40H(LSB) and 41H(MSB). Test your program with the following sets of data: a) -45, 88, -19, 16, 120, 79, -67, 48, 36,- 93 b) 15, 80, -24, 156, 45, -120, 92, -110, 45,105
By assuming that X = 3, and 33 is a two digit number, consider memory storage of a 64-bit word stored at memory word 33 in a byte-addressable memory (a) What is the byte address of memory word 33? (b) What are the byte addresses that memory word 33 spans? (c) Draw the number 0XF1234567890ABCDE stored at word 33 in both big endian and little-endian machines. Clearly label the byte address corresponding to each data byte value.