1. Which of the following instructions should be allowed only in kernel mode? (a) Disable all interrupts. (b) Read the time-of-day clock. (c) Set the time-of-day clock. (d) Change the memory map. 2. Consider a system that has two CPUs, each CPU having two threads (hyperthreading). Suppose three programs, P0, P1, and P2, are started with run times of 5, 10 and 20 msec, respectively. How long will it take to complete the execution of these programs? Assume that all three programs are 100% CPU bound, do not block during execution, and do not change CPUs once assigned.

1. Which of the following instructions should be allowed only in kernel mode? (a) Disable all interrupts. (b) Read the time-of-day clock. (c) Set the time-of-day clock. (d) Change the memory map. 2. Consider a system that has two CPUs, each CPU having two threads (hyperthreading). Suppose three programs, P0, P1, and P2, are started with run times of 5, 10 and 20 msec, respectively. How long will it take to complete the execution of these programs? Assume that all three programs are 100% CPU bound, do not block during execution, and do not change CPUs once assigned.

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter5: Data Storage Technology

Section: Chapter Questions

Problem 2PE

See similar textbooks

Similar questions

If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the fetch cycle is 40% of the processor cycle time, what memory access speed is required to implement load operations with zero wait states and load operations with two wait states?
_____ is a CPU design technique in which instruction execution is divided into multiple stages and different instructions can execute in different stages simultaneously.
For a microprocessor to operate, let assume that it requires 2MB of RAM and 7MB of ROM. What is the minimum number of address lines the microprocessor must support? Draw a memory map of the system, assuming that the addresses for the RAM are below the addresses for the ROM.
Assume two secondary memory processes exist. In light of phase 1, one priority is higher than the other. Only one process can fit in main memory. How does the CPU work on it? Can you explain the whole CPU mechanism?
When an interrupt occurs, the CPU pauses what it is doing and returns to work on serving the next process. Is a postponement of the execution required? Instead, how about simply carrying out the operation and leaving the rest to us?
Answer the following questions with respect to multitasking and race conditions.a. What is a race condition? Can one arise in a single tasking operating system? Explain.b. What is synchronization and will synchronization prevent a race condition?c. Will synchronization prevent deadlock?d. How does an atomic instruction support synchronization?
Assume two secondary memory processes exist. In light of phase 1, one priority is higher than the other. Only one process can fit in main memory. How does the CPU work on it? Can you describe the overall CPU mechanism?
a. The earlier machines were using the hardwired mechanism to control the function ofprocesses of the computer. Discuss the components of the Von Neumann Architecturethat moved the functions of the computers from Special purpose machine to universal(General) machine. b. Almost all computer users think during multitasking processes, the CPU is actuallyprocessing all tasks given concurrently. Explain to the ordinary user, with the helpof one memory management technique and interrupts, what really happens during multitasking.
As soon as an interrupt is received, the CPU suspends the currently executing process and proceeds to service the interrupt. Why should the executing process be suspended? Why can’t we, instead, finish the executing process and handle the interrupt afterward?
As soon as an interrupt occurs, the CPU suspends the current process. This is interrupt service. Why is the present procedure suspended? Why not simply finish the present task and deal with the interruption later?
As a result, the CPU puts all running tasks on hold until the interruption can be addressed. This is referred to as interrupt service. Does anybody know why the current process has been halted? It is not feasible to continue the current operation and deal with the interruption once it has been completed.
Assume that one 32-bit and two 16-bit microprocessors are to be interfaced to a system bus. The following details are given: All microprocessors have the hardware features necessary for any type of data transfer: programmed I/O, interrupt-driven IO, and DMA. All microprocessors have a 16-bit address bus. Two memory boards, each of 128 KBytes capacity, are interfaced with the bus. The designer wishes to use a shared memory that is as large as possible. The system bus supports a maximum of four interrupt lines and one DMA line. Make any other assumptions necessary, and do the following: a. Give the system bus specifications in terms of number and types of lines. b. Describe a possible protocol for communicating on the bus (i.e., read-write, interrupt, and DMA sequences). c. Explain how the aforementioned devices are interfaced to the system bus.