8Gbx32 ROM element is given. a) Specify the address line and the data number line. b) How many bits is the total storage capacity of the memory? c) The total storage capacity of the memory can be specified in Megabytes. d) If we have two 4Gbx16 ROMs, two 2Gbx16 and 2Gbx32 modules, use these elements to design the 8Gbx32 bit memory unit as block diagrams.

8Gbx32 ROM element is given. a) Specify the address line and the data number line. b) How many bits is the total storage capacity of the memory? c) The total storage capacity of the memory can be specified in Megabytes. d) If we have two 4Gbx16 ROMs, two 2Gbx16 and 2Gbx32 modules, use these elements to design the 8Gbx32 bit memory unit as block diagrams.

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter11: Operating Systems

Section: Chapter Questions

Problem 19VE

See similar textbooks

Similar questions

Question 5 Design a 1022*6 ROM memory by using a 256*4 Rom memory
Translate trhe following C code to MIPS. Assume that the variables f, g, h, i, and j are assigned to registers $s0, $s1, $s2, $s3, $s4, respectively. Assume that the base address of the arrays A and B are in registers $s6 and $s7, respectively. Assume that the elements of the arrays A and B are 4-byte words: B[8]= A[i] + A[j];
x = 4 and x = 8 **** and 3X is a two digit number, consider memory storage of a 64-bit word stored at memory word 3X in a byte-addressable memory (a) What is the byte address of memory word 3X? (b) What are the byte addresses that memory word 3X spans? (c) Draw the number 0XF1234567890ABCDE stored at word 3X in both big-endian and little-endian machines. Clearly label the byte address corresponding to each data byte value
By assuming that X is the last digit of your student number and 3X is a two digit number, consider memory storage of a 64-bit word stored at memory word 3X in a byte-addressable memory (a) What is the byte address of memory word 3X? (b) What are the byte addresses that memory word 3X spans? (c) Draw the number 0XF1234567890ABCDE stored at word 3X in both big-endian and little-endian machines. Clearly label the byte address corresponding to each data byte value.
Q2. Interface 4 digit displays (each digit is a 7-segment display) to the 80386DX microprocessor (32 bit data bus and 32 bit address bus) using 8255 PPI. The 8255 should function at I/O addresses that start at 200H. Then write a program to initialize the 8255 and multiplex the 4 digit display where the data, in 7-segment code, that is to be displayed is stored at memory location 2000H: 0100H.
Assume variables have logical addresses with 16-bit page numbers and 16-bit offset using the memory configuration below. (Note that each hexidecimal is 4 bits long and Ox means hexadecimal radix) Logical Address Format Page Table Physical Memory Physical Address (starting) Oxppppdddd Page Frame Frame Size (hex) Size (dec) Ox10000 Ox10000 2 Охс000 65536 PPpp: page number dddd: page offset 1 1 Оxd000 65536 3 2 Охе000 Ox10000 65536 3 Oxf000 Ox10000 65536 Translate the following addresses: What is the physical address for 0x00011119 What is the physical address for 0x00000001 What is the logical address for Oxd0000001 ? What is the logical address for Oxc0000002 ?
By assuming that X is the last digit of your student number and 3X is a two digitnumber, consider memory storage of a 64-bit word stored at memory word 3X ina byte-addressable memory(a) What is the byte address of memory word 3X?(b) What are the byte addresses that memory word 3X spans?(c) Draw the number 0xF1234567890ABCDE stored at word 3X in both big-endianand little-endian machines. Clearly label the byte address corresponding to eachdata byte value.
Q2. Show by drawing how to store the number 123456789ABCH in a memory size of 8K X 32. Assume that the memory locations start from the memory address (1FFF) H.
ADD [R1], R2, [R3]; Here [R1] and [R3] indicate memory locations pointed by R1 and R3 register respectively. Here the operand field next to opcode will hold the result at the end. Assume that the machine code of this instruction is loaded at address 1020H of the main memory. Also assume that the contents of registers R1, R2 and R3 are 2001H, 2002H and 2003H respectively. Moreover, 1000H, 2000H and 3000H are saved at memory addresses 2001H, 2002H and 2003H respectively. a) Draw a schematic diagram of a CPU, show its important functional units required to process this instruction.
Q5.Write a multiplication an Intel 8085 assembly program to multiply 2 numbers. The numbers are stored in memory locations 3000H & 3001H. Store the result in memory locations 3002H & 3003H. Show your flow chart and the assembly code. Q6. Answer True or False for the followings: a) Machine code is the assembly code b) Data field is 16 bit while address field is 8 bit c) Trainerkitcanbeused for implementing assembly code d) ADo bus can be used for addressing and datatransfer e) WR and RD pins are on the same pin
Exercise 2: A byte addressable memory has a size of 1024 MBytes. This memory is attached to a direct mapping cache of 32KBytes that contains 1024 lines. a. What is the memory address length? b. What is the block size? c. What is the number of blocks in main memory? d. What is the length in bit of: tag (T), line number (L) and byte number (W)? e. Determine in Hexadecimal the tag (T), line number (L) and byte number (W) of the following Hexadecimal memory address: 000008AE f. What is the block that contains the address 000000DE? g. Which line of the cache can hold the block containing 000000DE?
A computer with a 32-bit word uses an instruction format that includes direct and indirect addressing of 8 megabytes and one of 16 registers. The highest order bits are used for the opcode, followed by the bits indicating the register, followed by the indirect/direct bit, followed by the bits indicating the memory address. Draw the instruction word's format, showing how many bits are used for all four fields (Make sure to show here how many bits for each and the order in which they appear. You can submit a drawing of the word's format separately