In a three level memory hierarchy, the accesstime of cache, main and virtual memory is 5nano-seconds, 100 nano-seconds and 10 milli-seconds respectively. If the hit ratio is 80% forthe cache and 99.5% for the main memory, thenthe closest average access time of memoryhierarchy in nano-seconds is:

Answered: In a three level memory hierarchy, the…

In a three level memory hierarchy, the access time of cache, main and virtual memory is 5 nano-seconds, 100 nano-seconds and 10 milli-

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Related questions

Q: Assume that a system’s memory has 128M bytes. Blocks are 64 bytes in length, and the cache consists…

A: The memory has 128 words. 128 = 227 words. Therefore, 27 bits are needed for address space. A…

Q: Buffers are used to minimise access latency between various levels of the memory hierarchy. List the…

A: Introduction: A designated memory section within a program for storing the data being processed.…

Q: A cache block has 64 kbyte. The main memory has latency 64 µsec and bandwidth 1 GBps. The total time…

A: Introduction Given , Cache block size = 64 KB Main memory latency = 64 microsec. Bandwidth = 1…

Q: Buffers are used to minimise memory hierarchy access latency. List any potential buffers between the…

A: Introduction: Buffer: Any of a variety of devices or pieces of material used to mitigate the effects…

Q: A 4-way set associative cache memory consists of 128 blocks. The main memory consist of 32768 memory…

A: Given 4 way set associative . cache memory 128 bits main memory 32768 blocks each block has 512…

Q: A set-associative cache has a block size of 256 bytes and a set size of 2. The cache can accommodate…

A: This is an example 2-way set-assocative cache. Here, number of bytes per cache line = (size of block…

Q: Buffers can speed up the process of making an access between memory layers. Please mention any…

A: Definition: Between the L1 and L2 cache, buffers are required. The buffer required between the L1…

Q: In a three level memory hierarchy, the access time of cache, main and virtual memory is 5…

A: We are going to find out average access time of memory when hierarchical access memory organization…

Q: Why there is a need for L3 cache while L1 cache can work rapidly placed inside a processor?

A: Cache: - This is an incredibly fast type of memory, serving as a buffer between the CPU and the RAM.…

Q: memory. What is the total numbe - 4 4 way set associative cache?

Q: Q2: a cache memory consists of 512 blocks, and if the last word in the block is 111111. I the last…

A: Considering the above scenario, Assume that Block size of main memory is 1KB Number of words in…

Q: Assume that a system's memory has 128M bytes. Blocks are 64 bytes in length, and the cache consists…

A: The ANswer is in Below steps

Q: A 4-way set-associative cache memory unit with a capacity of 16 KB is built using a block size of 8…

A: Physical address size = 32 bit Cache size = 16k bytes = 214 bytes block size = 8 words = 8 × 4 byte…

Q: A computer has instructions that require two bus cycles, one to fetch the instruction and one to…

A: Answer : each bus cycle takes = 250 nanoseconds each instruction takes = 500 nanoseconds computer…

Q: A two way set associative cache can host 32 KB (Kilobyte) of memory data with 16-word block. The…

A: Given that, Cache size= 32 KB Block size= 16 W Number of bits in memory system= 32 In two way set…

Q: A cache memory needs an access time of 30 ns and main memory 150 ns, what is the average access time…

A: Here hit rate = 0.80 = H Miss rate = 0.20 = (1- H) Cache access time = 30 ns = C Memory Access…

Q: The latency of accesses between various tiers of the memory hierarchy is decreased with the aid of…

A: Full jackknife computational complexity: The jackknife resampling method provides more accurate…

Q: Design the planning function for this system and show the details of the connection between Cache…

A: 1)There are two different types of cache memory: primary and secondary. Primary cache memory is…

Q: Direct Mapping Cache Problem. Given a Windows XP machine (32-bit architecture) that is byte…

A: Cache memory is an intermediatory memory accessed by the CPU(Central Processing Unit) for fast…

Q: A computer system has an L1 cache, an L2 cache, and a main memory unit 10.4k view= connected as…

A: The time required to transfer from main memory to L2 cache (access time of L2): 20 nanoseconds The…

Q: Buffers are used to minimise access latency between various levels of the memory hierarchy. List the…

A: Introduction: A program's assigned memory area for storing the data being processed. Buffers are…

Q: What is the expected access time of an overlapped cache system that has the following properties? •…

A: Hit ratio = 98% Miss ratio = 2% Cache access time = 64ns Main memory access time = 37*10-3*10-6*106…

Q: A set-associative cache consists of 64 lines, or slots, divided into four-line sets. Main memory…

A: The question has been answered in step2

Q: A multiprocessor has a 3.3 GHz clock (0.3 nsec) and CPI = 0.7 when references are satisfied by the…

A: The answer is

Q: A set-associative cache has a block size of 256 bytes and a set size of 2. The cache can accommodate…

Q: Vhat is the Average Access Time for a machine with the Cache rate of 80% and cache ccess time of 5ns…

A: The answer is...

Q: A fully-associative cache consists of 64 lines, or slots. Main memory contains 1 M blocks of .32…

A: The Answer is (c) Tag = 20-bit, Word = 5-bit

Q: Buffers are used between various levels of the memory hierarchy to lessen the latency of accesses…

A: Between the L1 and L2 caches, buffers are required. Between the L1 cache and the L2 cache, a write…

Q: If a computer specified as a 32-bit processor and can execute up to 64 instructions. Show the size…

A: Dear Student, As the computer can execute 64 = 26 instructions so, bits required for opcode is 6bits…

Q: A memory system has the following performance characteristics: Cache Tag Check time: 1ns Cache Read…

A: Step 1 According to the information given:- We have to the find the memory stall time for a program…

Q: Cache Issue with Direct Mapping. Calculate Tag, Index, and Offset for a Windows XP computer (32-bit…

A: Introduction Cache memory is an intermediatory memory accessed by the CPU(Central Processing Unit)…

Q: Caches: For a 256KB, 4-way set-associative cache with 64-Byte blocks and 32-bit byte-addressable…

A: Block size = 64B So block offset bits = log 64= 6 bits. Total number of cache block = 256KB/64B =…

Q: Set-associative cache consists of 64 lines, or slots, divided into four- line sets. Main memory…

Q: A memory system has the following performance characteristics: Cache Tag Check time: 1ns Cache Read…

A: According to the information given:- We have to the find the memory stall time for a program with…

Q: A computer has a 256 Ktytes, 4way set associative, write hack data cache with block size of 32…

A: The size of the cache tag directory is

Q: The access time of cache is 100 us, the access time of main memory is 90 us, and hit ratio is 95%,…

A: Cache access time tc=100 Memory access time tm= 90 microsec. Hit ratio h=95%=0.95

Q: A 16-way set-associative cache memory unit with a capacity of 32 KB is built using a block size of 8…

A: Introduction :Given , A cache associativity = 16 way cache size = 32 KB Block size = 8 words the…

Q: A computer has a 256 KHytes, 4-way set associative, write hack data cache with block size of 32…

A: According to the information given we have to find the number of bits in cache tag.

Q: please whit justification how to get the right anwser Consider a computer system with 2 levels of…

A: According to the information given:- We have to find the CPI with memory stall.

Q: Design a direct mapped cache with 1 MB of data and 6-word block size and assume a 33-bit address.…

A: DIRECT MAPPED CACHE: In this method ,each main memory address maps to exactly one cache block.

Q: A cache block has 64 kbyte. The main memory has latency 64 usec and bandwidth 1 GBps. What is the…

A: Given , Cache block size = 64 KB Main memory latency = 64 microsec. Bandwidth = 1 GBps We have to…

Q: A dynamic RAM has refresh cycle of 32 times per msec. Each refresh operation requires 100 nsec and a…

A: Introduction :Given , A Dynamic ram,Refresh Cycle = 32 times / msecRefresh time = 100 nsecmemory…

Q: The main memory capacity is 256M bytes. A 2- way set associative cache contains 64kBytes and has a…

A: Provided the solution for above given question with detailed step by step explanation as shown in…

Q: A two way set associative cache can host 32 KB (Kilobyte) of memory data with 16-word block. The

A: Answer is: Cache = 32 KB = 2^ 15 byte = 15 bits 16 bit word 1 word = 1 byte 16 byte = 2^4 byte = 4…

Q: The access time of cache is 100 us, the access ime of main memory is 90 us, and h't ratio 's 35%…

A: Access time of cache = hit ratio of cache*cache access time + miss ratio of cache*memory access…

Q: A computer system has 1 Mbyte of main memory, 16 bytes block size, and 64 Kbytes cache memory. a.…

A: It is defined as a reserved storage location that collects temporary data to help websites,…

Q: d cache of size 32 The CPU generate: per of bits needec umber of tag bits

Q: The hit rate of the memory closest to the ALU is increased from 75% to 80% in a practical cache…

A: Dear Student, Average memory access latency = Hit Time + Miss Rate * Miss Penalty In our question…

Concept explainers

Types of database architectures

A Database Architecture represents the Database Management System’s (DBMS) design (schema). The DBMS architecture makes it easy to understand the components involved in the database system and their relations. The DBMS architecture may vary based on the system on which it runs. Some systems contain both client and server machines whereas some run only on a server machine. Based on the architecture, the system can be classified as centralized, decentralized, or hierarchical.

Question

In a three level memory hierarchy, the access
time of cache, main and virtual memory is 5
nano-seconds, 100 nano-seconds and 10 milli-
seconds respectively. If the hit ratio is 80% for
the cache and 99.5% for the main memory, then
the closest average access time of memory
hierarchy in nano-seconds is:

Expert Solution

This question has been solved!

Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.

This is a popular solution!

SEE SOLUTION Check out a sample Q&A here

Step 1

VIEW

Step 2

VIEW

Trending now

This is a popular solution!

Step by step

Solved in 2 steps

SEE SOLUTION Check out a sample Q&A here

Knowledge Booster

Learn more about

Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.

Similar questions

In a two-level cache system, the access time of cache L₁ is 2 cycle and the access time of cache L2 is 7 cycle. The miss rate of L₁ is thrice the miss rate of L2. the miss penalty from the L2 cache to main memory is 20 clock cycles. The average memory access time of the system is 4 cycle. The hit rate of L2 is (correct up to 2 decimal places).
A computer system has a memory access time of 120 ns. The hit rate is 96% and memory and cache accesses don' t lap and affect each other. In order AMAT to be under 12 ns, what should the maximum cache access time be?
A cache memory has a line size of eight 64-bit words and a capacity of 4K words. The main memory size that is cacheable is 1024 Mbits. Assuming 4-way set associative mapping and that the addressing is done at the byte level. What is the format of the main memory addresses (i.e s-d, d, and w)? For the hexadecimal main memory location 2BFACEDH, find the corresponding 4-way set-associative memory format
A computer system has an L1 cache, an L2 cache, and a main memory unit 10.4k view= connected as shown below. The block size in L1 cache is 4 words. The block size in L2 cache is 16 words. The memory access times are 2 nanoseconds, 20 nanoseconds and 200 nanoseconds for L1 cache, L2 cache and the main memory unit respectively. Data Data Bus Bus L1 L2 Main Cache Cache Memory 4 words 4 words When there is a miss in both L1 cache and L2 cache, first a block is transferred from main memory to L2 cache, and then a block is transferred from L2 cache to L1 cache. What is the total time taken for these transfers?
A cache has a hit time Tc = 2 cycles and a miss rate Pmiss = 0.04. The main memory access time is Tmm = 36 cycles. The data-cache and instruction-cache have identical performance. A program has the following instruction distribution: probability of 0.3 for R-type instructions, 0.2 for load, 0.1 for store, and others for control instructions. Assume control instructions do not cause any loss. The processor is running at 1 GHz. Evaluate the average access time in nano-seconds of the memory system.
Suppose a byte-addressable computer using set associative cache has 224 bytes of main memory and a cache size of 64K bytes, and each cache block contains 32 bytes. a) If this cache is 2-way set associative, what is the format of a memory address as seen by the cache, that is, what are the sizes of the tag, set, and offset fields? b) If this cache is 4-way set associative, what is the format of a memory address as seen by the cache?
A cache memory system with capacity of N words and block size of B words is to be designed. If it is designed as a direct mapped cache, the length of the TAG field is 14 bits. If it is designed as a 4-way set associative cache, the length of the TAG field will be ………… bits.
Assume the miss rate of an instruction cache is 4% and the miss rate of the data cache is 5%. If a processor has a CPI of 3 without any memory stalls, and the miss penalty is 50 cycles for all misses, determine how much faster a processor would run with a perfect cache that never missed. Assume the frequency of all loads and stores is 44%.
A memory hierarchy contains a single cache with a miss rate of 2% that holds both instructions and data. The miss penalty to access main memory is 100 cycles. 15% of the instructions are jumps, 20% are stores, 20% are loads (30% have values used in the next instruction), 10% are branches (taken 20% of the time), and 35% are ALU instructions. Jumps and branches are determined in the ID stage. What is the base CPI, and what is the effective CPI?
A 32-bit computer has a memory of 256 KB and a cache line size of 64 bytes. The memory cache access time is 5ns. This cache is 4-way associative and use LRU as a replacement algorithm. a) What is the number of lines and sets of this memory cache? b) What is the block size transferred between the cache memory and the main memory? c) If the time to transfer a line to cache memory is 200 ns, what is the hit ratio needed to obtain an average access time of 20 ns?
If memory read cycle takes 100 ns and a cache read cycle takes 20 ns, then for four continuous references, the first one brings the main memory contents to cache and the next three from cache. Find the time taken for the Read cycle with and without Cache? What is the Percentage speedup obtained?
Suppose cache has a hit rate of 0.89 and access time of 5ns, main memory has a hit rate of 0.98 and access time of 60ns, and virtual memory has an access time of 700 us (microseconds). What is the average memory access time in us?