Question 2 a. Balancing performance between processor, memory, buses and peripheral devices, is almost impossible as due to constant evolving nature of certain two major factors. Identify these factors and discuss how their nature hinders the attempt to keep these devices in balance. b. During an optimal use of the computer, where there are several application running the CPU usage would usually be amount only 37%, which means that the CPU is idle most of the time and hence being inefficient. Discuss using at least two or more jobs, how Interrupts would help boost the efficiency of the machine and reduce the idle times.

Question 2 a. Balancing performance between processor, memory, buses and peripheral devices, is almost impossible as due to constant evolving nature of certain two major factors. Identify these factors and discuss how their nature hinders the attempt to keep these devices in balance. b. During an optimal use of the computer, where there are several application running the CPU usage would usually be amount only 37%, which means that the CPU is idle most of the time and hence being inefficient. Discuss using at least two or more jobs, how Interrupts would help boost the efficiency of the machine and reduce the idle times.

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter6: System Integration And Performance

Section: Chapter Questions

Problem 1RP

See similar textbooks

Similar questions

If interrupt synchronization is turned off, it must be turned back on before leaving a critical section. For the sake of argument, let's say that one CPU disables interrupts as it reaches a critical section, while another CPU has its interrupt enable flag set to 0. P2 needs access to the crucial area and is willing to utilize any of the two CPUs available. Consider the consequences that are even somewhat feasible.
Question 1 :Explain why the access to operating system systems calls from a program is not direct but through application primitive interface and what is its role.
P1, P2, P3 process are executing 2sec for Processor-bound and 2sec for 1/O bound execution. Process P1, P2, P3 are repeating this execution format for 4times,2times,3times respectively. Find the CPU utilization with multi-programming and without multi-programming and justify your answer.
A given computer has a single cache memory (off-chip) with a 2 ns hit time and a 98% hitrate. Its main memory has 40 ns access time.i. What is the computer’s effective access time? ii. If an on-chip cache with a 0.5 ns hit time and a 94% hit rate is added to it, what isthe computer’s new effective access time? iii. How much of a speedup does the on-chip cache give the computer?
Computer Science The total ISR instruction count for interrupt A, interrupt B, and interrupt C are 75, 105, and 80 instructions, respectively. Interrupt A occurs thrice as often as interrupt B, while interrupt C is called once whenever the other interrupts are called. If our microcontroller executes 60 million instructions per second and the combined CPU percentage of the three interrupts is 10% assuming they do not interrupt each other. What is the CPU overhead of interrupt A alone? (Answer as a percentage rounded off to two decimal places e.g. 12.345% is entered as 12.35) A timer was configured to generate an interrupt with a prescaler of 8 and a period register of 311. The ISR for the timer interrupt takes 73 instruction cycles in total, including context save and restore. If the instruction frequency is 8 MHz and the timer operates continuously, what is the percentage of CPU time used for the ISR? Note: Assume 1 additional cycle between timer rollovers and answer in percentage…
Assume a 3GHz processor executes three classes of instructions(A, B, C).i. Calculate the average CPI for this sequence of program.ii. Calculate the execution time for this sequence of program.iii. If we use a system with four same processors, there will bespeed up by a factor of 4 for classes A and C, but class B willremain unaffected. Calculate the new execution time for thissystem. What is the overall speed up? Class A B C CPI for class 4 2 10 IC in sequence 100 200 300
A computer employs RAM chips of 512 x 16 and ROM chips of 1024 x 8. The computer system needs 4K bytes of RAM and 2K bytes of ROM along with interface unit of 128 registers each. A memory mapped I/0 configuration is used. The two higher order bits are assigned for RAM, ROM and interface as 00, 01 and 10 respectively. a) How many RAM and ROM chips are needed
Asap
Assume the miss rate of an instruction cache is 4% and the miss rate of the data cache is 5%. If a processor has a CPI of 3 without any memory stalls, and the miss penalty is 50 cycles for all misses, determine how much faster a processor would run with a perfect cache that never missed. Assume the frequency of all loads and stores is 44%.
A modern computer central processing unit chip (CPU) runs with a clock speed of 2.7 GHz. It can execute one operation in each of these clock cycles. a. How many seconds long is one clock cycle? b. Electrical signals travel at the speed of light. How far can an electrical signal travel in one clock cycle? c. Wires between the CPU's control unit and its cache memory (both on this chip), are about 2 cm long. How does this compare to how far an electrical signal can travel in one clock cycle?
3) Assume we make an enhancement to computer that improves some mode of execution by afactor of 10. Enhanced mode is used 75% of the time, measured as percentage of executiontime when the enhanced mode is in use. What is the speedup we obtain from the fast mode?
Q3. “There is a mechanism in which CPU relinquishes the control over the buses for carrying out various operations between memory unit and I/O unit."Justify your answer and explain such process in detail with the help of suitable diagram.