Question 1 For each of the following CPUS, provide: • The maximum value that can be loaded from memory in a single operation (in hex and decimal), and • The maximum addressable memory a. 12-bit address bus, 8-bit data bus b. 18-bit address bus, 16-bit data bus c. 22-bit address bus, 32-bit data bus d. 10-bit address bus, 64-bit data bus

Question 1 For each of the following CPUS, provide: • The maximum value that can be loaded from memory in a single operation (in hex and decimal), and • The maximum addressable memory a. 12-bit address bus, 8-bit data bus b. 18-bit address bus, 16-bit data bus c. 22-bit address bus, 32-bit data bus d. 10-bit address bus, 64-bit data bus

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter6: System Integration And Performance

Section: Chapter Questions

Problem 28VE

See similar textbooks

Similar questions

Most Intel CPUs use the __________, in which each memory address is represented by two integers.
How does pipelining improve CPU efficiency? What’s the potential effect on pipelining’s efficiency when executing a conditional BRANCH instruction? What techniques can be used to make pipelining more efficient when executing conditional BRANCH instructions?
A(n) ________________ instruction always alters the instruction execution sequence. A(n) ______________ instruction alters the instruction execution sequence only if a specified Condition is true.
Processor R is a 64-bit RISC processor with a 2 GHz clock rate. The average instruction requires one cycle to complete, assuming zero wait state memory accesses. Processor C is a CISC processor with a 1.8 GHz clock rate. The average simple instruction requires one cycle to complete, assuming zero wait state memory accesses. The average complex instruction requires two cycles to complete, assuming zero wait state memory accesses. Processor R can’t directly implement the complex processing instructions of Processor C. Executing an equivalent set of simple instructions requires an average of three cycles to complete, assuming zero wait state memory accesses. Program S contains nothing but simple instructions. Program C executes 70% simple instructions and 30% complex instructions. Which processor will execute program S more quickly? Which processor will execute program C more quickly? At what percentage of complex instructions will the performance of the two processors be equal?
QUESTION: You are part of a team working with a system consisting of a 32-bitmicroprocessor, with 32-bit instruction having 2 fields.• First byte has the op code• the remainder consists of an immediate operand and / or operand address:(i) What is the maximum addressable memory capacity in bytes? (ii) What is the impact of system speed of the microprocessor bus has:• 32-bit local address bus and 16 bit local data bus - • 16-bit local bus and 16-bit data bus -
If a microprocessor has a 24 address lines and 16 data lines, then the memory address space of this microprocessor in Mbytes is:
Consider a hypothetical microprocessor having 32-bit instructions composed of two fields: the first Byte contains the opcode and the remainder the immediate operand or operand address. What is the maximum directly accessible memory capacity (in Bytes)? Discuss the impact on the system speed if the microprocessor bus has: a 32-bit local address bus and a 16-bit local data bus a 16-bit local address bus and a 16-bit local data bus
Suppose that A 8051 family CPU with 8K bytes on-chip ROM, please give the ROM memory address (6’). Also please give the initial address location and the maximum address location of 8051 family CPU (6’).
If a CPU issues a 32-bit address on the address bus, and the computer uses the high-order 12 bits to access the memory map, with the remaining address lines going directly to memory: a) Exactly how many pages of memory does this computer have? b) What is the size of each page?
A computer employs RAM chips of 512 x 16 and ROM chips of 1024 x 8. The computer system needs 4K bytes of RAM and 2K bytes of ROM along with interface unit of 128 registers each. A memory mapped I/O configuration is used. The two higher order bits are assigned for RAM, ROM and interface as 00, 01 and 10 respectively. Show the chip layout for the above design
2. Design a 32x38 memory subsystem with high-order interleaving assuming 16x2 memory chips for a computer system with an 8-bit address bus
A computer with a 32 bit word uses an instruction format that includes direct and indirect addressing of 8 megabytes and on of 16 registers. The highest order bits are used for the opcode, followed by the bits indicating the register, followed by indirect/direct bit, followed by the bits indicating memory address Draw the instruction word's format, showing how many bits are used for all four fields