Excersize 2: Sketch a schematic of the circuit described by the following VHDL code. Simplify theschematic so that it shows a minimum number of gates.library IEEE;use IEEE.STD LOGIC 1164.all;entity exercise2 isport (a: iny: out STD_ LOGIC_VECTOR (1 downto 0));STD LOGIC_VECTOR (3 downto 0);end;architecture synth of exercise2 isbeginprocess (all) begina (0) then y <= "11";elsif a (1) then y <= "10";elsif a (2) then y <= "01";elsif a (3) then y <= "00";y <=ifelsea (1 downto 0);end if;end process;end;

Actually, given question regarding VHDL code.

Excersize 2: Sketch a schematic of the circuit described by the following VHDL code. Simplify the schematic so that it shows a minimum number of gates. library IEEE; use IEEE.STD_LOGIC_1164.all; entity exercīse2 is port (a: in STD_LOGIC_VECTOR (3 downto 0); y: out STD LOGIC_VECTOR (1 downto 0)); end; architecture synth of exercise2 is begin process (all) begin a (0) then y <= "11"; elsif a (1) then y <= "10"; elsif a (2) then y <= "01"; elsif a (3) then y <= "00"; y <= if else a (1 downto 0); end if; end process; end;

Excersize 2: Sketch a schematic of the circuit described by the following VHDL code. Simplify the schematic so that it shows a minimum number of gates. library IEEE; use IEEE.STD_LOGIC_1164.all; entity exercīse2 is port (a: in STD_LOGIC_VECTOR (3 downto 0); y: out STD LOGIC_VECTOR (1 downto 0)); end; architecture synth of exercise2 is begin process (all) begin a (0) then y <= "11"; elsif a (1) then y <= "10"; elsif a (2) then y <= "01"; elsif a (3) then y <= "00"; y <= if else a (1 downto 0); end if; end process; end;

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

Excersize 1: Sketch a schematic of the circuit described by the following VHDL code. Simplify the schematic so that it shows a minimum number of gates. library IEEE; use IEEE.STD_LOGIC_1164.all; entity exercisel is port (a, b, c: in Y, 2: STD LOGIC; out STD LOGIC); end; architecture synth of exercisel is begin y <= (a and b and c) or (a and not b and c); z <= (a and b) or (not a and not b); end; (a and b and not c) or
23&cmid%3D11597 es This course The code given below is a VHDL implementation of: library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity design is Port ( A,B : in STD LOGIC; YO,Y1,Y2,Y3 : out STD LOGIC); end design; architecture behavior of design is begin YO <= ((NOT A)and (NOT B)); Yl <= ((NOT A) and B); Y2 <= (A and (NOT B)); Y3 <= (A and B); end behavior; Select one: O a. 4 to 2 encoder O b. None of the options O C.4 to 1 MUX O d. 2 to 4 decoder
Task: Draw the State Diagram for the Moore Sequence Detector FSM. How many states have the New State diagram? Given VHDL Code for the Moore Sequence Detector FSM: LIBRARY ieee;USE ieee.std logic 1164.all; ENTITY Seq_Detector_Moore ISPORT ( Clock : IN STD_LOGIC ;Resetn : IN STD _LOGIC ;w : IN STD_LOGIC ;z : OUT STD _LOGIC ) ;END Seq_Detector_Moore; ARCHITECTURE Behavior OF Seq_Detector_Moore ISTYPE state _type IS ( A, B, C) ;SIGNAL current _state, next _state : state _type;BEGIN --next state decoderProcess (current_state, w)BEGINCASE current_state IS WHEN A =>IF w = ’1’ THEN next _state <= A ;ELSE next _state <= B ;END IF ; WHEN B =>IF w = ’1’ THEN next _state <= A ;ELSE next _state <= C ;END IF ; WHEN C =>IF w = ’1’ THEN next _state <= A ;ELSE next _state <= C ;END IF ; WHEN OTHERS =>next_state<= A ; -- go back to the initial stateEND CASEEND PROCESS ; --state memory (FFs)PROCESS ( Clock, Resetn )BEGINIF Resetn = ’1’ THENcurrent_state <=…
Create a Test Bench file for the following VHDL code: library IEEE;use IEEE.STD_LOGIC_1164.ALL; entity shiftregister is Port ( R : in STD_LOGIC_VECTOR(5 downto 0); L, w, Reset : in STD_LOGIC; Q : out STD_LOGIC_VECTOR(5 downto 0));end shiftregister; architecture Behavior of shiftregister issignal Sreg : STD_LOGIC_VECTOR(5 downto 0);beginif reset='1' thenSreg <= "000000";elsif clk'event and clk='1' thenif L='1' thenSreg <= R;elseSreg(0) <= Sreg(1);Sreg(1) <= Sreg(2);Sreg(2) <= Sreg(3);Sreg(3) <= Sreg(4);Sreg(4) <= Sreg(5);Sreg(5) <= w;end if;end if;Q <= Sreg;end process;end Behavior;
1a. Draw a circuit diagram using appropriate logic gates to implement a 3-bit comparator. Identifythe gates used in implementation and show its usage to compare two 3-bit words by writing thetruth table. b. Write the Boolean expression for the following 4 input circuit. Include sub-expressions foroutputs of each gate. c. Complete a truth table for the previous logic gate circuit in part b. d. Write the Boolean expression for the new circuit below. Then, simplify the following logic circuitusing the theorems in Boolean algebra. Show the steps clearly and specify the law used in eachstep. Finally draw the simplified circuit diagram.
For the given VHDL program, rectify the logical and syntax errors. Highlight each error and write the corrected codes for each with justification.library ieee;use ieee. std_logic_1164;entity sample isport(a,b: in std_logic; X: out std_logic; Y: out std_logic vector(2 down to o));end sample;architecture sample 1 of sample isbeginsignal R: bit:=’U’;if a=’1’ then Y<=”00”; R<=’1’;elsif b=’1’ then Y<=”01”; R<=’0’else Y<=”11’;R<=’0’;end process;X<=R;end sample1;
Consider the function F(a,b,c) given attachment below a. Redraw the logic diagram using only NOR gates. b. Redraw the logic diagram using only NAND gates.
Design a 4:1 MUX in multiple ways: a) Using basic gates b) Using tri-state logic c) Using 2:1 MUXes as building blocks as much as possible For each design, write a Verilog implementation and simulate the behavior. Your testbench should exercise all possible combinations of the inputs and selection values.
The design of digital logic circuit requires the minimization of the Boolean function used to implement the digital logic circuit to reduce cost, power and space. Using Boolean algebra, minimize the expression given below: A+B°C + (A (B +C') Implement the minimized expression above by drawing its schematic diagram
(a) Write a structural Verilog code to implement the circuit shown in Figure Q3(a). X1 X3 g Z2 X2 X4 f Z3 h Z4
Implement the following Boolean function F, using the two-level forms of logic (a) NAND- AND, (b) AND-NOR, (c) OR-NAND, and (d) NOR-OR: F(A, B, C, D) = E (0, 4, 8, 9, 10, 11, 12, 14)
Task: Modify the Laser Circuit FSM to output x for 25 ns, assuming Tclk = 5 ns. Given VHDL code for the Laser Circuit FSM: library ieee;use ieee.std_logic_1164.all; entity LaserTimer isport ( b: in std_logic;x : out std_logic;clk, rst : in std_logic;);end LaserTimer; architecture behavior of LaserTimer istype statetype is(S_Off, S_On1, S_On2, S_On3);signal currentState, nextState:statetype; beginstatereg: process(clk, rst)beginif (rst=’1’) thencurrentstate <= S_Off;elsif (clk=’1’ and clk’event) thencurrentstate <= nextstate;end if;end process; comblogic: process (currentstate, b)begincase currentstate iswhen S_Off =>x <= ‘0’;if (b=’0’) thennextstate <= S_Off;elsenextstate <= S_On1;end if;when S_On1 =>x <= ‘1’;nextstate <= S_On2;when S_On2 =>x <= ‘1’;nextstate <= S_On3;when S_On3 =>x <= ‘1’;nextstate <= S_Off;end case;end process;end behavior;