Examination of the timing diagram of the 8237A indicates that once a block transfer begins, it takes three bus clock cycles per DMA cycle. During the DMA cycle, the 8237A transfers one byte of information between memory and I/O device. a. Suppose we clock the 8237A at a rate of 5 MHz. How long does it take to transfer one byte? b. What would be the maximum attainable data transfer rate? c. Assume that the memory is not fast enough and we have to insert two wait states per DMA cycle. What will be the actual data transfer rate?

Examination of the timing diagram of the 8237A indicates that once a block transfer begins, it takes three bus clock cycles per DMA cycle. During the DMA cycle, the 8237A transfers one byte of information between memory and I/O device. a. Suppose we clock the 8237A at a rate of 5 MHz. How long does it take to transfer one byte? b. What would be the maximum attainable data transfer rate? c. Assume that the memory is not fast enough and we have to insert two wait states per DMA cycle. What will be the actual data transfer rate?

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter6: System Integration And Performance

Section: Chapter Questions

Problem 30VE

See similar textbooks

Similar questions

Difference between address bus & data bus is: Select one: a. Address bus is bidirectional while data bus Is unidirectional. b. Data wires are only for data signals. C. None of the options given here. d. Both carry bits in either directions. e. Address bus is only for addressing signals.
For a multiplexer based bus system in an 8 bit computer system with 4 registers: a- What is the MUX size we use? b- How many MUX do we need? c- How many select bit are required? d- Draw the suggested bus system showing full connections for one register.
Assume a data bus is 16 bits wide. The data and address lines are multiplexed. If the bus runs at a speed of 300MHz, how long will it take to transfer 15MB over the bus?
2. Suppose that we are given 32KB SRAM ICs and 8KB ROM ICs. We want to construct the address range for RAM to be from 00000H to 3FFFFH, and from 80000H to 8FFFFH. We also want to construct the address range for ROM to be from FC000H to FFFFFH. Show a possible address decoding circuit.
Assume that in the system of the preceding problem, a memory cycle takes 750 ns. To what value could we reduce the clocking rate of the bus without effect on the attain- able data transfer rate?
7. If the 8051 can operate using a 16 MHz crystal connected to its XTAL1 and XTAL2 inputs, and MOVX instructions are not used, what is the frequency of the signal on ALE? 8. If an 8051 is operating from a 6MHz crystal, what is the duration of the machine cycle? 9. How much time the reset needs to be high? 10. What is the bit address of bit 3 in byte address 2FH in the 8051's internal data memory? 11. Identify the bit position and byte address for each of the following SETB instructions. a. SETB 37H b. SETB OF7H c. SETB 0A8H 12. What is the state of the P bit in the program status word after execution of each of the following instructions? a. MOV A,#0F8H b. MOV A,#OFFH c. CLR A 13. Consider the instruction MOV SP, # OBFH. What is the effect of this instruction if executed on an 8051? 14. What is the difference between the 8051's idle mode and power-down mode?
A common bus in a computer connects 16 source registers (each register is 32 bits) and one memory unit with word size of 32 bits also. If the bus is designed using multiplexers, answer the following: • What is the minimum number of multiplexers required? What is the minimum number of select lines each multiplexer has? If the bus is designed with three-state buffers and decoders, answer the following: • What is the minimum number of three-state buffers required? • What is the minimum number of decoders required? • What is the minimum size of each decode
QUESTION 2 A DMA controller transfer 32-bit words from an input device to memory in one clock cycle using cycle stealing. The words are assembled from a device that transmits characters at a rate of 9600 characters (bytes) per second. The CPU is fetching and executing instructions at an average rate of 1 MIPS. By how much will the CPU be slowed down because of the DMA transfer? For the toolbar, press ALT+F10 (PC) or ALT+FN+F10 (Mac). ull
What is the data rate if a peripheral bus operates at 12 gigatransfers per second and if there are 64 bits per transfer?
What is the difference between synchronous buses and nonsynchronous buses?
Asynchronous serial communication is made between the keyboard peripheral and the digital computer. The "A" character printed from the keyboard will be transferred to the CPU. (Note: take the start and end bits as 1 bit long and the character bits as 8 bits long. Since ASCII is 7 bits, add a bit 0 to the most significant bit.) In the asynchronous serial communication connection, explain the operations from the keyboard to the digital computer only, through this example. Also, explain the types of errors that can be encountered in this connection, through this example.
Draw a timing diagram showing the signals required for the master to send the byte 0x2B and the slave to send the byte 0x47 on a SPI bus operating in mode 0.