(b) Consider an ARM CPU that executes its instructions using a simple 3-stage pipeline consisting of fetch, decode, and execute stages. Show how the instructions in the following ARM code would pass through the pipeline by copying and completing the table below for the first nine cycles only. The first three lines have been completed for you. You should highlight in your table where any structural hazards and control hazards occur. : string length routine : Input: : Output: RO contains num characters in string strlen RO points to string MOV R2, #0 B strlen_cond strlen_loop ADD R2, R2, #1 ADD RO, RO, #1 strlen_cond LDRB R1, [RO] CMP R1, #0 ENE strlen_loop MOV RO, R2 MOV PC, R14 Сycle Fetch Decode Execute MOV R2, #0 B strlen_cond ADD R2, R2, #1 2 MOV R2, #0 B strlen_cond 3 MOV R2, #0 4 9

Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
icon
Related questions
Question

Mechanisms for increasing CPU efficiency

 

(b) Consider an ARM CPU that executes its instructions using a simple 3-stage
pipeline consisting of fetch, decode, and execute stages.
Show how the instructions in the following ARM code would pass through the
pipeline by copying and completing the table below for the first nine cycles
only. The first three lines havé been completed for you. You should highlight in
your table where any structural hazards and control hazards occur.
: string length routine
: Input:
: Output: RO contains num characters in string
strlen
RO points to string
MOV R2, #0
B strlen_cond
strlen_loop
ADD R2, R2, #1
ADD RO, RO, #1
strlen_cond
LDRB R1, [R0]
CMP R1, 10
ENE strlen_loop
MOV RO, R2
MOV PC, R14
Сycle
Fetch
Decode
Execute
MOV R2, #0
B strlen_cond
2
MOV R2, #0
ADD R2, R2, #1
B strlen_cond
MOV R2, #0
4
6.
8
Transcribed Image Text:(b) Consider an ARM CPU that executes its instructions using a simple 3-stage pipeline consisting of fetch, decode, and execute stages. Show how the instructions in the following ARM code would pass through the pipeline by copying and completing the table below for the first nine cycles only. The first three lines havé been completed for you. You should highlight in your table where any structural hazards and control hazards occur. : string length routine : Input: : Output: RO contains num characters in string strlen RO points to string MOV R2, #0 B strlen_cond strlen_loop ADD R2, R2, #1 ADD RO, RO, #1 strlen_cond LDRB R1, [R0] CMP R1, 10 ENE strlen_loop MOV RO, R2 MOV PC, R14 Сycle Fetch Decode Execute MOV R2, #0 B strlen_cond 2 MOV R2, #0 ADD R2, R2, #1 B strlen_cond MOV R2, #0 4 6. 8
Expert Solution
steps

Step by step

Solved in 2 steps

Blurred answer
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY