a) Suppose A = D6 and B = 7C (both in hexadecimal). Show the step by step result multiplying A and B, using the multiplier hardware shown in Fig. 1. Assume A and B are 8-bit unsigned numbers, stored in hexadecimal format. b) What is the RISC-V instruction that gives the lower 32 bits of the above multiplication of signed integers? Name one register where you will be placing the result and fill in all 32 bit positions for this instruction (write it both in assembly and in machine language).

Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
icon
Related questions
Question

Please take a look and use the correct hexadecimals :

 

a)  Suppose A = D6 and B = 7C (both in hexadecimal). Show the step by step result multiplying
A and B, using the multiplier hardware shown in Fig. 1. Assume A and B are 8-bit unsigned numbers,
stored in hexadecimal format.


b)  What is the RISC-V instruction that gives the lower 32 bits of the above multiplication
of signed integers? Name one register where you will be placing the result and fill in all 32 bit
positions for this instruction (write it both in assembly and in machine language).

c)  Suppose for an 8-bit number, each step of operation (either addition or shift) takes 2ns. Please
calculate the time necessary to perform a multiply using the approach given in Fig. 1. Assume the
registers have been initialized. In hardware, please note that the shifts of the multiplicand and multiplier
can be done simultaneously. 

Multiplicand
Shift left
128 bits
Multiplier
Shift right
128-bit ALU
64 bits
Product
Control test
Write
128 bits
Fig. 1: HW of First (naïve) Multiplication Algorithm
Transcribed Image Text:Multiplicand Shift left 128 bits Multiplier Shift right 128-bit ALU 64 bits Product Control test Write 128 bits Fig. 1: HW of First (naïve) Multiplication Algorithm
Multiplicand
64 bits
64-bit ALU
Shift right
Product
Control
test
Write
129 bits
Fig. 2: Refined HW of Multiplication Algorithm
Transcribed Image Text:Multiplicand 64 bits 64-bit ALU Shift right Product Control test Write 129 bits Fig. 2: Refined HW of Multiplication Algorithm
Expert Solution
trending now

Trending now

This is a popular solution!

steps

Step by step

Solved in 2 steps with 2 images

Blurred answer
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY