answer the ff questions 1. The program counter of a SAP1 computersends to the memory.a. Address of the next instructionb. InstructionC.Datad. Address of the data location2. Which bus system does the I/O module uses?(A)Address, (B)Data, (C)ControlA, BB, CC.c. A, B, Cd.A, Ca.b.3. Which layer in a computer system is directlyinvolved with the hardware supervision andmanagement in any process?a. Assembly Programmingb. Instruction Set ArchitectureUtilitiesC.d. Operating System

Answered: Image /qna-images/answer/df419467-df77-49fe-b88d-7df993bdf110.jpg

1. The program counter of a SAP1 computer sends to the memory. a. Address of the next instruction b. Instruction c. Data d. Address of the data location 2. Which bus system does the I/O module uses? (A)Address, (B)Data, (C)Control a. b. A, B B, C A, B, C c. d. A, C 3. Which layer in a computer system is directly involved with the hardware supervision and management in any process? a. Assembly Programming b. Instruction Set Architecture c. Utilities d. Operating System

1. The program counter of a SAP1 computer sends to the memory. a. Address of the next instruction b. Instruction c. Data d. Address of the data location 2. Which bus system does the I/O module uses? (A)Address, (B)Data, (C)Control a. b. A, B B, C A, B, C c. d. A, C 3. Which layer in a computer system is directly involved with the hardware supervision and management in any process? a. Assembly Programming b. Instruction Set Architecture c. Utilities d. Operating System

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Similar questions

If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the fetch cycle is 40% of the processor cycle time, what memory access speed is required to implement load operations with zero wait states and load operations with two wait states?
Suppose a computer system has a common bus system for 8 registers of 16 bits each.The bus is constructed with multiplexers.a. How many selection inputs are there in each multiplexer?b. What size of multiplexers are needed?c. How many multiplexers are there in the bus?d. Draw the block diagram for this computer common bus system design.
Q.A digital computer has a common bus system for 16 registers of 32 bits each. The bus is constructed with multiplexers. a. How many selection inputs are there in each multiplexer? b. What size of multiplexers are needed? c. How many multiplexers are there in the bus? d. Draw the block diagram for this computer common bus system design.
2. The usual BUS structure used to connect the I/O devices is a. Star BUS structure b. Multiple BUS structure c. Single BUS structure d. Node to Node BUS structure
Asynchronous or synchronous bus for CPU-memory connection? How did you decide?
For CPU and memory usage, do you favour a synchronous or asynchronous bus? a bus that never stops operating, no matter what hour it is? Explain.
Question 3 If the address range of the main memory of a hypothetical machine is 000-FFF, 1. how many addressable locations are there? 2. What is the width of the address bus(express answer in terms of nibbles)?
A digital computer has a common bus system for 16 registers of 32 -bits each. The bus is constructed with the use of multiplixers. Answer the following questions. a) How many multiplixers are needed to design this common bus? Explain your answer.
Which is likely to be longer (have more instructions): a program written for a zero-address architecture, a program written for a oneaddress architecture, or a program written for a two-address architecture? Why?
A. Write the sequence of control steps for the given instructions using multiple bus architecture. i. ADD #10, (R1) ii. SUB (R1), R2 iii. MUL (1000), R2
if ALE=0, that mean * the numbers on A7-A15 are high order address bus O all other options are false O the processor reset all buses O the numbers on ADO-AD7 are data bus the address & data bus become in tri-state status O all internal parts are reset O ADO-AD7 are address bus
Please Answer all of the following questions for MSP-432 processor with detailed calculations. Thank you(a) How many different addresses are available for peripherals?(b) How many different addresses are available for ports?(c) Suppose an LED is connected to Port 2, Pin 5. Determine the memory address ofPort 2.(d) How many Bytes can be written in the ROM region? How many 32 bit words can bewritten in the ROM region?