1. Figure 1 shows a differential amplifier. Assume that all transistors are identical. 3=180, V=0.026 Vand VE = 0.7V. a) b) c) Show that the d.c. bias current to the differential pairs is Iccs = 0.6 mA. Calculate the d.c. voltages at the output terminals V1 and 12 Given that the input signals are V₁ = 4 sin(wt) and V₁2 =2 sin(wt) in mV, find the a.c. voltage between Vol and Vo2- 5kQ +12 V 01. 6k0 22041¹ 201₁ 6k0 0411

1. Figure 1 shows a differential amplifier. Assume that all transistors are identical. 3=180, V=0.026 Vand VE = 0.7V. a) b) c) Show that the d.c. bias current to the differential pairs is Iccs = 0.6 mA. Calculate the d.c. voltages at the output terminals V1 and 12 Given that the input signals are V₁ = 4 sin(wt) and V₁2 =2 sin(wt) in mV, find the a.c. voltage between Vol and Vo2- 5kQ +12 V 01. 6k0 22041¹ 201₁ 6k0 0411

Introductory Circuit Analysis (13th Edition)

13th Edition

ISBN:9780133923605

Author:Robert L. Boylestad

Publisher:Robert L. Boylestad

Chapter1: Introduction

Section: Chapter Questions

Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...

See similar textbooks

Similar questions

As a maintenance engineer in a semiconductor company, you are given a task to replace the current version of dc-biasing circuit for a faulty tester machine. This dc-biasing circuit used an n-channel JFET as shown in Figure 2. Re-design a new dc-biasing circuit using an n-channel D-MOSFET that can produce a similar output current, IDQ as the previous circuit. Your tasks are: (i) Calculate the operating point (IDQ and VGSQ) of the dc-biasing circuit in Figure 2. Then sketch the JFET network transfer curve (ID and VGS). (ii) Without changing the circuit configuration, calculate the values of source resistor, RS and RB to achieve this objective. Determine the commercial value of the new RS and RB.  For cost reduction reason, the values of RD, RA and VDD should be maintained.  The chosen D-MOSFET has a maximum drain current of 8 mA and gate-source cutoff voltage of – 15V.  The new RS value should be 3 times larger than the old RS used in the JFET network to compensate for the high…
........ (Figure-1) R. RB= 380kN,Rc= 1kN B = 100, VBB = Vcc=12V RB ww Vec CC ......... I, V CE СЕ V ВЕ BB Q-1-b) Describe briefly the input / output characteristics and application of Common Emitter BJT Configuration
Sketch the de load line, quiescent collector current, quiescent voltsge, input power, output power and maximum efficiency of the circuit shown an Figure. The input results in a base current of 5 mA peak to peak What maximum output power can be delivered by the circuit, if the input voltage is changed resulting in a base current of 10mA peak to peak and hence find the maximum etficiency. cc=15 V R =18 2 -25
Questiona. In an experiment the voltage required for the device is 9V dc but unfortunately the transformer available is of 220-6 Vdc. Design a circuit which can power the device (use only methods that we have studied excluding Zener diode)b. Explain the behavior of the following circuits if the input signal is triangular wave of peak voltage 5V and the biasing battery of 3V
Calculate the output impedance for small-signal equivalent circuit. (R1=10 k ohm, r0, =10 k ohm)
In the following figure, Q, and Q2 are identical and operate in active mode. if Ic1 = 9.5 l then V-V2: V3 V2 Select one: a. Vt In(5) Ob. V-In(3) C. None of these 9av In(9.5) Oe v-In(10)
Determine VB, VE, VC, VCE, IB, IE, and IC in Figure. The 2N3904 is a general purpose transistor with a typical BDC 200 Vcc +30 V WWII VCE VB R₁ • 22 ΚΩ IC(mA) Chọn... * Chọn... * IB(UA) Chọn... * IE(MA) Chọn... ◆ Chọn... * Chọn... * Chọn... * VE VC R₂ ´ 10 ΚΩ www Rc 1.0 ΚΩ 2N3904 PDC=200 RE 1.0 ΚΩ
It is connected to the input of a transistor (BJT) amplifier circuit with a gain of "-50" with a peak value of 100mV. a sine sign is applied a) Draw the circuit. b) Underline the input and output voltages by specifying their values.
The term duty cycle refers to the amount of time a signal is complete cycle. A. off compared to the period of one B. on The output voltage of op-amp is positive saturation, when the voltage applied to the input is greater than the input. A. inverting B. noninverting A square wave that is 20V at its high state and OV when it is off will produce an average DC when its duty cycle is 75%. Formula: VOUT = Duty Cycle * Peak voltage voltage of A. 7.5V B. 10V C. 15V
4. Assume the following data from the Zener diode datasheet: Zener knee current =0.25mA, Zener Max Current=100mA, and max de power dissipation = 1 W, and regulated output voltage = 7.5 V. For the circuit below answer the following questions (a-b): V2 R1 www 1kQ Fig. 3 D2 R2 6 1.
A) Design with drawing an Op-Amp series voltage regulator to give a regulated O/P voltage of 12V for an I/P of 15V B) Calculate the line regulation if the I/p increases to 4V leads to increase the O/P voltage to 0.02V.
Ex) A standard two-junction thermocouple configuration is being used to measure the temperature in a wind tunnel. The reference junction is held at a constant temperature of 10 °C. We have only a thermocouple table referenced to 0 °C. Determine the output voltage when the measuring junction is exposed to an air temperature of 100 °C.